HC705JJ7GRSSLASHD datasheet(164/230 Pages) NXP

164 / 230 page

Programmable Timer

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Programmable Timer

11.6 Output Compare Registers (OCRH and OCRL)

The output compare function is a means of generating an output signal

when the 16-bit timer counter reaches a selected value as shown in

Figure 11-8. Software writes the selected value into the output compare

registers. On every fourth internal clock cycle (every eight oscillator

clock cycles) the output compare circuitry compares the value of the

free-running timer counter to the value written in the output compare

registers. When a match occurs, the timer transfers the output level

(OLVL) from the timer control register (TCR) to the PB4/AN4/TCMP pin.

Software can use the output compare register to measure time periods,

to generate timing delays, or to generate a pulse of specific duration or

a pulse train of specific frequency and duty cycle on the PB4/AN4/TCMP

pin.

Figure 11-8. Timer Output Compare Block Diagram

OCRH ($0016)

16-BIT COUNTER

÷ 4

INTERNAL

(OSC

÷ 2)

TIMER CONTROL REG.

TIMER

REQUEST

OUTPUT COMPARE

RESET

CLOCK

INTERRUPT

OCRL ($0017)

TIMER STATUS REG.

$0012

$0013

INTERNAL

($FFFC)

DATA

R/W

OCRH

R/W

OCRL

BUS

PB4

AN4

TCMP

EDGE

SELECT

DETECT

LOGIC

16-BIT COMPARATOR

(OCF)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D Datasheet(PDF) 164 Page - NXP Semiconductors

HC705JJ7GRS/D Datasheet(HTML) 164 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL