Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32U545NET3QTR Datasheet(PDF) 229 Page - STMicroelectronics

Part # STM32U545NET3QTR
Description  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, 512 KB flash memory, 274 KB SRAM, crypto
PDF  283 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U545NET3QTR Datasheet(HTML) 229 Page - STMicroelectronics

Back Button STM32U545NET3QTR Datasheet HTML 225Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 226Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 227Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 228Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 229Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 230Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 231Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 232Page - STMicroelectronics STM32U545NET3QTR Datasheet HTML 233Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 283 page
background image
DS14216 Rev 1
229/283
STM32U545xx
Electrical characteristics
258
5.3.23
Digital-to-analog converter characteristics
Table 112. VBAT charging characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
RBC
Battery charging resistor
VBRS = 0
-
5
-
kΩ
VBRS = 1
-
1.5
-
Table 113. DAC characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog supply voltage for
DAC ON
-1.6
-
3.6
V
VREF+
Positive reference voltage
-
1.6
-
VDDA
VREF-
Negative reference voltage
-
-
VSSA
-
RL
Resistive load
DAC output
buffer ON
connected to VSSA
5-
-
kΩ
connected to
VDDA
25
-
-
RO
Output impedance
DAC output buffer OFF
10
13
16
RBON
Output impedance sample
and hold mode, output
buffer ON
VDDA = 2.7 V
-
-
1.5
VDDA = 2.0 V
-
-
2.5
RBOFF
Output impedance sample
and hold mode, output
buffer OFF
VDDA = 2.7 V
-
-
16.5
VDDA = 2.0 V
-
-
17.5
CL
Capacitive load
DAC output buffer OFF
-
-
50
pF
CSH
Sample and hold mode
-
0.1
1
µF
VDAC_OUT
Voltage on DAC_OUT
output
DAC output buffer ON
0.2
-
VDDA - 0.2
V
DAC output buffer OFF
0
-
VREF+
tSETTLING
Settling time (full scale: for
a 12-bit code transition
between the lowest and the
highest input codes when
DAC_OUT reaches the
final value of ±0.5 LSB,
±1 LSB, ±2 LSB, ±4 LSB,
or ±8 LSB)
Normal mode
DAC output
buffer ON
CL ≤ 50 pF,
RL ≥ 5 kΩ
±0.5 LSB
-
2.05
3.05
µs
±1 LSB
-
1.90
3
±2 LSB
-
1.85
2.85
±4 LSB
-
1.80
2.8
±8 LSB
-
1.75
2.65
Normal mode DAC output
buffer OFF, ±1 LSB, CL = 10 pF
-1.7
3
tWAKEUP
(2)
Wake-up time from off state
(setting the ENx bit in the
DAC control register) until
the final value ±1 LSB
Normal mode DAC output buffer
ON
CL ≤ 50 pF, RL = 5 kΩ
-4.2
7.5
µs
Normal mode DAC output
buffer OFF, CL ≤ 10 pF
-2
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com