STM32U535NET3QTR datasheet(240/278 Pages) STMICROELECTRONICS

240 / 278 page

Electrical characteristics

STM32U535xx

240/278

DS14217 Rev 1

5.3.30

PSSI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests

performed under the ambient temperature, fHCLK frequency and VDD supply voltage

summarized in Table 32, with the following configuration:

•

Output speed set to OSPEEDRy[1:0] = 10

•

PSSI_PDCK polarity: falling

•

PSSI_RDY and PSSI_DE polarity: low

•

Bus width: 16 lines

•

Data width: 32 bits

•

Capacitive load CL = 30 pF

•

Measurement points done at 0.5 × VDD level

•

I/O compensation cell activated

•

HSLV activated when VDD ≤ 2.7 V

•

Voltage scaling range 1

Table 119. PSSI transmit characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

Frequency ratio DCMI_PDCK/fHCLK

0.4

PSSI_PDCK PSSI clock input

2.7 V ≤ VDD ≤ 3.6 V

64(2)

MHz

1.71 V ≤ VDD ≤ 3.6 V

47(2)

DPIXEL

PSSI clock input duty cycle

tOV(DATA)

Data output valid time

2.7 V ≤ VDD ≤ 3.6 V

1.71 V ≤ VDD ≤ 3.6 V

tOH(DATA)

Data output hold time

1.71 V ≤ VDD ≤ 3.6 V

tOV(DE)

DE output valid time

12.5

tOH(DE)

DE output hold time

tSU(RDY)

RDY input setup time

1.71 V ≤ VDD ≤ 3.6 V

tH(RDY)

RDY input hold time

1. Evaluated by characterization. Not tested in production.

2. This maximal frequency does not consider receiver setup and hold timings.

STM32U535NET3QTR Datasheet(PDF) 240 Page - STMicroelectronics

STM32U535NET3QTR Datasheet(HTML) 240 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL