Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P87C550EBAA Datasheet(PDF) 7 Page - NXP Semiconductors

Part # P87C550EBAA
Description  80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, 8 channel 8 bit A/D, watchdog timer
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P87C550EBAA Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button P87C550EBAA Datasheet HTML 3Page - NXP Semiconductors P87C550EBAA Datasheet HTML 4Page - NXP Semiconductors P87C550EBAA Datasheet HTML 5Page - NXP Semiconductors P87C550EBAA Datasheet HTML 6Page - NXP Semiconductors P87C550EBAA Datasheet HTML 7Page - NXP Semiconductors P87C550EBAA Datasheet HTML 8Page - NXP Semiconductors P87C550EBAA Datasheet HTML 9Page - NXP Semiconductors P87C550EBAA Datasheet HTML 10Page - NXP Semiconductors P87C550EBAA Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
Philips Semiconductors
Product specification
80C550/83C550/87C550
80C51 8-bit microcontroller family
4K/128 OTP/ROM/ROMless, 8 channel 8 bit A/D, watchdog timer
1998 May 01
7
SMOD
SIDL
X
X
GF1
GF0
PD
IDL
LSB
MSB
NOTE:
The PCON register is at SFR byte address 87H. Its contents following a reset are 00XX0000.
BIT
SYMBOL
FUNCTION
PCON.7
SMOD
Double baud rate
PCON.6
SIDL
Serial port idle
PCON.5
X
Reserved for future use
PCON.4
X
Reserved for future use
PCON.3
GF1
General purpose flag bit
PCON.2
GF0
General purpose flag bit
PCON.1
PD
Power down bit
PCON.0
IDL
Idle mode bit
SU00197
Figure 1. Power Control Register (PCON)
XX
X
ADCI
ADCS AADR2 AADR1 AADR0
LSB
MSB
BIT
SYMBOL
FUNCTION
ADCON.7 —
Not used
ADCON.6 —
Not used
ADCON.5 —
Not used
ADCON.4 ADCI
ADC Interrupt flag.
This flag is set when an ADC conversion result is ready to be read. An interrupt is invoked if the
A/D interrupt is enabled. The flag must be cleared by software. It cannot be set by software.
ADCON.3 ADCS
ADC Start and Status.
Setting this flag starts an A/D conversion. The ADC logic insures that this signal is high while the
ADC is busy. On completion of the conversion, ADCS is reset at the same time the interrupt flag
ADCI is set. ADCS cannot be reset by software.
ADCON.2 ADDR2
Analog Input Select 2
ADCON.1 ADDR1
Analog Input Select 1
ADCON.0 ADDR0
Analog Input Select 0
SU00198
INPUT CHANNEL SELECTION
ADDR2
ADDR1
ADDR0
INPUT PIN
0
0
0
ADC0
0
0
1
ADC1
0
1
0
ADC2
0
1
1
ADC3
1
0
0
ADC4
1
0
1
ADC5
1
1
0
ADC6
1
1
1
ADC7
Figure 2. A/D Control Register (ADCON)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com