M66596 datasheet(71/133 Pages) RENESAS

71 / 133 page

M66596FP/WG

rev .1.00

2006.3.14

page 69 of 127

3.2.7

Control transfer stage transition interrupt

Figure 3.17 shows a diagram of how the controller handles the control transfer stage transition. In the Peripheral

mode, the controller controls the control transfer sequence and generates control transfer stage transition interrupts.

Control transfer stage transition interrupts can be enabled or disabled individually, using the INTENB0 register.

Also, the transfer stage that underwent a transition can be confirmed using the CTSQ bit of the INTSTS0 register.

The control transfer sequence errors are noted below. If an error occurs, the PID bit of the DCPCTR register goes to

“1X” (STALL).

(1)

During control read transfers

(a) At the IN token of the data stage, an OUT or PING token is received when there have been no data

transfers at all

(b) An IN token is received at the status stage

(c)

A packet is received at the status stage for which the data packet is "DATAPID=DATA0”

(2)

During control write transfers

(a) For the OUT token of the data stage, when there have been no ACK responses at all, the IN token is

received

(b) A packet is received at the data stage for which the first data packet is "DATAPID=DATA0"

(c)

At the status stage, an OUT or PING token is received

(3)

During control write no-data transfers

(a) At the status stage, an OUT or PING token is received

At the control write transfer stage, if the number of received data elements exceeds the wLength value of the USB

request, it cannot be recognized as a control transfer sequence error. Also, at the control read transfer status stage,

packets other than Zero-Length packets are received by an ACK response being carried out, and the transfer ends

normally.

If a CTRT interrupt occurs in response to a sequence error (“SERR=1”), the “CTSQ=110” value is held until

“CTRT=0” is written from the user system (the interrupt status is cleared). Because of this, while “CTSQ=110” is

being held, the CTRT interrupt that ends the setup stage will not be generated even if a new USB request is received.

(The controller holds the setup stage end, and after the interrupt status has been cleared by software, a setup stage

end interrupt is generated.)

ACK sent

ACK received

Error detected

Setup token

received

ACK sent

“CTSQ=011”

Control write data

stage

“CTSQ=100”

Control write status

stage

“CTSQ=000”

Idle stage

“CTSQ=101”

Control write

no-data status stage

OUT token

IN token

ACK received

“CTSQ=000”

Setup stage

“CTSQ=001”

Control read data

stage

“CTSQ=010”

Control read status

stage

“CTSQ=110”

Control transfer

sequence error

CTRT interrupts

1. Setup stage completed

2. Control read transfer status stage transition

3. Control write transfer status stage transition

4. Control transfer completed

5. Control transfer sequence error

Setup token received

If errors are detected at all stages in

the box, IN token reception is valid.

ACK sent

Figure 3.17 Control transfer stage transitions

M66596 Datasheet(PDF) 71 Page - Renesas Technology Corp

M66596 Datasheet(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL