Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ZAMC4100GA2R Datasheet(PDF) 86 Page - Renesas Technology Corp

Part # ZAMC4100GA2R
Description  Actuator and Motor Controller
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZAMC4100GA2R Datasheet(HTML) 86 Page - Renesas Technology Corp

Back Button ZAMC4100GA2R Datasheet HTML 82Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 83Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 84Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 85Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 86Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 87Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 88Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 89Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 90Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 156 page
background image
ZAMC4100 Datasheet
© 2016 Integrated Device Technology, Inc.
86
January 26, 2016
Table 3.37 ADCCONF Register Bits Mapping
Name
ADCCONF
Bit No
7
6
5
4
3
2
1
0
Bit name
Reset
U
U
0
0
0
0
0
0
Access
U
U
R/W
R/W
R/W
R/W
R/W
R/W
Address
0x11
R/W = Read/Write bit; U = Unimplemented, read as ‘0.’
Note: When the ADC conversion is running, the ADCCONF register is accessed as read-only.
Table 3.38 ADCCONF Register Bits Description
Bit
Description
7:6
Unimplemented bits. Read as 0.
5
RESJSTF: Result register justification format. Details provided in section 3.12.8.
1 = Right-justified result in ADCRESx.
0 = Left-justified result in ADCRESx.
4
RESSIGN: Result register in signed or unsigned format.
1 = Signed value (RESCODE = -512 to +511 full-scale range).
0 = Unsigned value (RESCODE = 0 to 1023 full-scale range).
3
CCNVMD: Continuous conversion versus ADC result register read mode.
1 = After ADC sample, halt next ADC sample operation until ADCRESx register is read.
0 = After ADC sample, proceed to next ADC sample operation regardless of whether the ADCRESx register has
been read or not. This means that the ADCRESx register will be overwritten by the next conversion result.
2:0
ADCSR: Sample rate configuration (see Table 3.41).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com