Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC7283 Datasheet(PDF) 42 Page - Sitronix Technology Co., Ltd.

Part # SC7283
Description  System-On-Chip Driver for 480RGBx272 TFT LCD
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

SC7283 Datasheet(HTML) 42 Page - Sitronix Technology Co., Ltd.

Back Button SC7283 Datasheet HTML 38Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 39Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 40Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 41Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 42Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 43Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 44Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 45Page - Sitronix Technology Co., Ltd. SC7283 Datasheet HTML 46Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 89 page
background image
SC7283
Version 1.0
Page 42 of 89
2018/11
7.2.5 I2C Interface Protocol
The driver supports command/data write to addressed slaves on the bus. Before any data is transmitted on
the I2C Interface, the device which should respond is addressed first. The default slave address is 0111100b
and the three times I2C address could be OTP programing.
The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the
slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the
I2C Interface transfer. After acknowledgement, one or more command or data words are followed and define
the status of the addressed slaves.
Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the
bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver
stops transferring data to the master. The register write/ read transference sequence are described as
follows.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com