DIX4192IPFBT datasheet(37/60 Pages) BURR-BROWN

37 / 60 page

www.ti.com

DIX4192

SBFS031C – JANUARY 2006 – REVISED JUNE 2006

ACLK[1:0]

Port A Master Clock Source

These bits are used to set the master clock source for Port A when configured for Master mode operation.

ACLK1

ACLK0

Master Clock Source

MCLK (default)

RXCKI

RXCKO

Reserved

Bit 7 (MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

BMUTE

BOUTS1

BOUTS0

BM/S

BFMT2

BFMT1

BFMT0

BFMT[2:0]

Port B Audio Data Format

These bits are used to set the audio input and output data format for Port B. Refer to the Audio Serial Port Operation section for

illustrations of the supported data formats. Refer to the Electrical Characteristics: Audio Serial Ports table and Figure 1 for an applicable

timing diagram and parameters.

BFMT2

BFMT1

BFMT0

Audio Data Format

24-Bit Left-Justified (default)

24-Bit Philips I2S

Unused

16-Bit Right-Justified

18-Bit Right-Justified

20-Bit Right-Justified

24-Bit Right-Justified

BM/S

Port B Slave/Master Mode

This bit is used to set the audio clock mode for Port B to either Slave or Master.

BM/S

Slave/Master Mode

Slave mode; the LRCK and BCK clocks are generated by an external source. (default)

Master mode; the LRCK and BCK clocks are derived from the Port A master clock source.

BOUTS[1:0]

Port B Output Source

These bits are used to select the output data source for Port B. The data is output at SDOUTB (pin 45).

BOUTS1

BOUTS0

Output Data Source

Port B input, for data loop back. (default)

Port A input

DIR

Reserved

BMUTE

Port B Output Mute

This bit is used to mute the Port B audio data output.

BMUTE

Output Mute

Disabled; SDOUTB is driven by the output data source. (default)

Enabled; SDOUTB is forced low.

Submit Documentation Feedback

DIX4192IPFBT Datasheet(PDF) 37 Page - Burr-Brown (TI)

DIX4192IPFBT Datasheet(HTML) 37 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL