DIX4192IPFBT datasheet(11/60 Pages) BURR-BROWN

11 / 60 page

www.ti.com

Audio Serial

PortA

Audio Serial

PortB

Digital

Interface

Receiver(DIR)

Digital

Interface

Transmitter

(DIT)

TX+

TX-

SDINA

SDOUTA

LRCKA

BC A

SDINB

SDOUTB

LRCKB

BC B

CPM

CS or A0

CCLKorSCL

CDINor 1

CDOUT orSDA

INT

RST

Host

Interface

(SPIor I C)

and

Gene a

r l-

Purp s

o e

Outputs

Master

Cl ck

Distribution

MC K

RXCKI

FromRXCKO

GP 1

GP 2

GP 3

GP 4

AESOUT

RXCKO

LOCK

RX +

RX -

RX +

RX -

RX +

RX -

RX +

RX -

BLS

SY C

ControlandStatus

Registers

DIRCand U

DataBuffers

DITCand U

DataBuffers

DIX4192

Power

VDD18

DGND1

VDD33

DGND2

VIO

DGND3

VCC

AG D

BG D

InternallyTied

toSubstrate

RESET OPERATION

DIX4192

SBFS031C – JANUARY 2006 – REVISED JUNE 2006

PRODUCT OVERVIEW (continued)

Figure 4 shows a simplified functional block diagram for the DIX4192. Additional details for each function block

will be covered in respective sections of this datasheet.

Figure 4. Functional Block Diagram

The DIX4192 includes an asynchronous active low reset input, RST (pin 24), which may be used to initialize the

internal logic at any time. The reset sequence forces all registers and buffers to their default settings. The reset

low pulse width must be a minimum of 500ns in length. The user should not attempt a write or read operation

using either the SPI or I2C port for at least 500

µs after the rising edge of RST. See Figure 5 for the reset timing

sequence of the DIX4192.

In addition to reset input, the RESET bit in control register 0x01 may be used to force an internal reset, whereby

all registers and buffers are forced to their default settings. Refer to the Control Registers section for details

regarding the RESET bit function.

Upon reset initialization, all functional blocks of the DIX4192 default to the power-down state, with the exception

of the SPI or I2C host interface and the corresponding control registers. The user may then program the

DIX4192 to the desired configuration, and release the desired function blocks from the power-down state

utilizing the corresponding bits in control register 0x01.

Submit Documentation Feedback

DIX4192IPFBT Datasheet(PDF) 11 Page - Burr-Brown (TI)

DIX4192IPFBT Datasheet(HTML) 11 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL