Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD78044F Datasheet(PDF) 28 Page - Renesas Technology Corp

Part # UPD78044F
Description  MOS INTEGRATED CIRCUIT
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD78044F Datasheet(HTML) 28 Page - Renesas Technology Corp

Back Button UPD78044F Datasheet HTML 24Page - Renesas Technology Corp UPD78044F Datasheet HTML 25Page - Renesas Technology Corp UPD78044F Datasheet HTML 26Page - Renesas Technology Corp UPD78044F Datasheet HTML 27Page - Renesas Technology Corp UPD78044F Datasheet HTML 28Page - Renesas Technology Corp UPD78044F Datasheet HTML 29Page - Renesas Technology Corp UPD78044F Datasheet HTML 30Page - Renesas Technology Corp UPD78044F Datasheet HTML 31Page - Renesas Technology Corp UPD78044F Datasheet HTML 32Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 74 page
background image
26
mPD78042F, 78043F, 78044F, 78045F
6. INTERRUPT FUNCTION AND TEST FUNCTION
6.1
INTERRUPT FUNCTION
The following three types of interrupt functions are available:
• Non-maskable interrupt : 1
• Maskable interrupt
: 13
• Software interrupt
: 1
Table 6-1
Interrupt Source List
Note 1
Default
priority
Vector
table
address
Internal/
external
Interrupt source
Name
Trigger
Note 2
Basic
configuration
type
Interrupt
type
Non-maskable
—
INTWDT
Watchdog timer overflow
Internal
0004H
(A)
(with watchdog timer mode 1 selected)
Maskable
0
INTWDT
Watchdog timer overflow
(B)
(with interval timer mode selected)
1
INTP0
Pin input edge detection
External
0006H
(C)
2
INTP1
0008H
(D)
3
INTP2
000AH
4
INTP3
000CH
INTUD
6-bit up/down counter match signal generation Internal
(B)
5
INTCSI0
End of serial interface channel 0 transfer
000EH
6
INTCSI1
End of serial interface channel 1 transfer
0010H
7
INTTM3
Reference time interval signal from watch
0012H
timer
8
INTTM0
16-bit timer/event counter match signal
0014H
generation
9
INTTM1
8-bit timer/event counter 1 match signal
0016H
generation
10
INTTM2
8-bit timer/event counter 2 match signal
0018H
generation
11
INTAD
End of A/D converter conversion
001AH
12
INTKS
Key scan timing from FIP controller/driver
001CH
Software
—
BRK
Execution of BRK instruction
—
003EH
(E)
Notes 1. Default priority is the priority order when several maskable interrupts are generated at the same time.
0 is the highest order and the 12 is the lowest order.
2. Basic configuration types (A) to (E) correspond to (A) to (E) in Fig. 6-1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com