STE10A datasheet(58/82 Pages) STMICROELECTRONICS

58 / 82 page

Registers and descriptors description

STE10/100A

58/82

4.3

Transceiver(XCVR) registers

There are 11 16-bit registers supporting the transceiver portion of STE10/100A, including 7

basic registers defined according to clause 22 “Reconciliation Sublayer and Media

Independent Interface” and clause 28 “Physical Layer link signaling for 10 Mb/s and 100

Mb/s auto-negotiation on twisted pair” of the IEEE802.3u standard. In addition, 4 special

registers are provided for advanced chip control and status.

Note:

Since only double word access is supported for register R/W in the STE10/100A, the higher

word (bit 31~16) of the XCVR registers (XR0~XR10) should be ignored.

Table 9.

Transceiver registers list

Offset from

base address

of CSR

Reg. index

Name

b4h

XR0

XCR

XCVR control register

b8h

XR1

XSR

XCVR status register

bch

XR2

PID1

PHY identifier 1

c0h

XR3

PID2

PHY identifier 2

c4h

XR4

ANA

Auto-negotiation advertisement register

c8h

XR5

ANLPA

Auto-negotiation link partner ability register

cch

XR6

ANE

Auto-negotiation expansion register

d0h

XR7

XMC

XCVR mode control register

d4h

XR8

XCIIS

XCVR configuration information and interrupt status

d8h

XR9

XIE

XCVR interrupt enable register

dch

XR10

100CTR

100BASE-TX PHY control/status register

STE10A Datasheet(PDF) 58 Page - STMicroelectronics

STE10A Datasheet(HTML) 58 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL