ES9028Q2M datasheet(16/45 Pages) ESS

16 / 45 page

0.41

January 16, 2020

ES9028Q2M Datasheet

ESS TECHNOLOGY, INC. 109 Bonaventura Dr., San Jose, CA 95134, USA. Tel (408) 643-

8800 • WWW.ESSTECH.COM

8 bit, Read-Write Register, Default = 0x88

Bits

[7]

[6]

[5]

[4]

[3]

[2]

[1]

[0]

Mnemonic

gpio2_cfg

gpio1_cfg

Default

Bit

Mnemonic

Description

[7:4]

gpio2_cfg

Set GPIO 2 configuration.

Default to 4’d8 (DPLL Lock Status).

See GPIO Configuration Table below for meaning of all settings.

[3:0]

gpio1_cfg

Set GPIO 1 configuration

Default to 4’d8 (Automute Status).

See GPIO Configuration Table below for meaning of all settings.

GPIO Configuration Table

Setting

Direction

GPIO Function

’d0

Output

Automute status (active high)

– asserted when Automute condition is met

’d1

Output

DPLL Lock status (active high)

– asserted when DPLL is in lock

’d2

Output

Minimum Volume (active high)

- asserted when volume of both the left & right channels has ramped to its minimum value (

–127.5dB)

’d3

Output

MCLK

’d4

Output

DPLL Lock interrupt (active high)

- asserted when DPLL Lock status changes state

- reading register 64 clears the interrupt

’d5

Output

Automute Interrupt (active high)

- asserted when Automute status changes state

- reading register 64 clears the interrupt

’d6

Output

DPLL Lock or Automute interrupt (active high)

- asserted when DPLL Lock or Automute status changes state

- reading register 64 clears the interrupt

’d7

Output

Output low

’d8

Input

Used as an input pin

– pin status can be read from register #65.

’d9

Input

Input Selection

– uses the GPIO as an input select based on register #21

’d15

Output

Output high

ES9028Q2M Datasheet(PDF) 16 Page - ESS Technology,Inc

ES9028Q2M Datasheet(HTML) 16 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL