WM8581 datasheet(71/100 Pages) WOLFSON

71 / 100 page

Production Data

WM8581

PD Rev 4.0 April 2007

S/PDIF INPUT/ GPO PIN CONFIGURATION

The WM8581 has seven pins which can be configured as GPOs using the registers shown in Table

65. The GPO pins can be used to output status data decoded by the S/PDIF receiver. These same

pins may be used as S/PDIF inputs as described in Table 55.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

3:0

GPO1OP[3:0]

0000

R38

GPO1

26h

7:4

GPO2OP[3:0]

0001

3:0

GPO3OP[3:0]

0010

R39

GPO2

27h

7:4

GPO4OP[3:0]

0011

3:0

GPO5OP[3:0]

0100

R40

GPO3

28h

7:4

GPO6OP[3:0]

0101

R41

GPO4

29h

3:0

GPO7OP[3:0]

0110

0000 = INT_N

0001 = V

0010 = U

0011 = C

0100 = P

0101 = SFRM_CLK

0110 = 192BLK

0111 = UNLOCK

1000 = CSUD

1001 = Invalid

1010 = ZFLAG

1011 = NON_AUDIO

1100 = CPY_N

1101 = DEEMP

1110 = Set GPO as S/PDIF input (CMOS-compatible

input). Only applicable for GPO3/4/5.

1111 = Set GPO as S/PDIF input (‘comparator’ input for

AC coupled consumer S/PDIF signals). Only applicable

for GPO3/4/5

Table 65 GPO Control Registers

POWERDOWN MODES

The WM8581 has powerdown control bits allowing specific parts of the chip to be turned off when not

in use.

The ADC is powered down by setting the ADCPD register bit. The three stereo DACs each have a

separate powerdown control bit, DACPD[2:0], allowing individual stereo DACs to be powered down

when not in use. DACPD can be overwritten by setting ALLDACPD to powerdown all DACs

The S/PDIF transmitter is powered down by setting SPDIFTXD. Setting SPDIFRXD powers down the

S/PDIF receiver.

The PLL, Oscillator and S/PDIF clock recovery circuits are powered down by setting PLLPD, OSCPD

and SPDIFPD respectively.

Setting all of ADCPD, DACPD[2:0], SPDIFTXD, SPDIFRXD and OUTPD[3:0] will powerdown

everything except the references VMIDADC, ADCREF and VMIDDAC. These may be powered down

by setting PWDN. Setting PWDN will override all other powerdown control bits. It is recommended

that the ADC and DAC are powered down before setting PWDN. The default is for all powerdown bits

to be set except OSCPD and PWDN.

WM8581 Datasheet(PDF) 71 Page - Wolfson Microelectronics plc

WM8581 Datasheet(HTML) 71 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL