Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8581 Datasheet(PDF) 32 Page - Wolfson Microelectronics plc

Part # WM8581
Description  Multichannel CODEC with S/PDIF Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8581 Datasheet(HTML) 32 Page - Wolfson Microelectronics plc

Back Button WM8581 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 34Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 35Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 36Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 100 page
background image
WM8581
Production Data
w
PD Rev 4.0 April 2007
32
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
5
PAIFTXBCP
0
PAIF Receiver BCLK polarity
0 = BCLK not inverted
1 = BCLK inverted
1:0
SAIFFMT
[1:0]
10
SAIF Audio Data Format Select
11: DSP Format
10: I2S Format
01: Left justified
00: Right justified
3:2
SAIFWL
[1:0]
10
SAIF Audio Data Word Length
11: 32 bits (see Note 1,2)
10: 24 bits
01: 20 bits
00: 16 bits
4
SAIFLRP
0
In LJ/RJ/I
2S modes
0 = LRCLK not inverted
1 = LRCLK inverted
In DSP Format:
0 = DSP Mode A
1 = DSP Mode B
5
SAIFBCP
0
SAIF BCLK polarity
0 = BCLK not inverted
1 = BCLK inverted
R14
SAIF 2
0Eh
6
SAIF_EN
0
SAIF Enable
0 = SAIF disabled
1 = SAIF enabled
Table 16 Audio Interface Control
Notes
1.
Right Justified mode does not support 32-bit data. If word length xAIFxxWL=11b in Right
Justified mode, the word length is forced to 24 bits.
In all modes, the data is signed 2’s complement. The digital filters internal signal paths process
24-bit data. If the device is programmed to receive 16 or 20 bit data, the device pads the unused
LSBs with zeros. If the device is programmed into 32 bit mode, the 8 LSBs are ignored.
2.
In 24 bit I2S mode, any data width of 24 bits or less is supported provided that LRCLK is high for
a minimum of 24 BCLK cycles and low for a minimum of 24 BCLK cycles. If exactly 32 bit clocks
occur in one full left/right clock period the interface will auto detect and configure a 16 bit data
word length.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com