WM9713LGEFLSLASHV datasheet(48/108 Pages) WOLFSON

48 / 108 page

WM9713L

Pre-Production

PP Rev 3.0 June 2006

ANALOGUE AUDIO OUTPUTS

The following sections give an overview of the analogue audio output pins. The WM9713L has three

outputs capable of driving loads down to 16

Ω (headphone / line drivers) – HPL, HPR and MONO -

and four outputs capable of driving loads down to 8

Ω (loudspeaker / line drivers) – SPKL, SPKR,

OUT3 and OUT4. The combination of output drivers, mixers and mixer inverters means that many

output configurations can be supported.

For examples of typical output and mixer configurations please refer to the “Typical Output

Configurations” section. For more information on recommended external components, please refer to

the “Applications Information” section.

Each output is driven by a PGA with a gain range of 0dB to -46.5dB in -1.5dB steps. Each PGA has

an input source mux, mute and zero-cross detect circuit (delaying gain changes until a zero-cross is

detected, or after time-out).

HEADPHONE OUTPUTS – HPL AND HPR

The HPL and HPR outputs (pins 39 and 41) are designed to drive a 16

Ω or 32Ω headphone load.

They can also be used as line outputs. They can be used in and AC coupled or DC coupled (capless)

configuration. The available input sources are HPMIXL/R and Vmid (see Table 32).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

7:6

HPL

00 (Vmid)

HPL input source select

00: Vmid

01: no input (tri-stated if HPL=1 in

10: HPMIXL

11: unused

1Ch

Output PGA

Mux Select

5:4

HPR

00 (Vmid)

HPR input source select

00: Vmid

01: no input (tri-stated if HPR=1 in

10: HPMIXR

11: unused

Table 32 HPL / HPR PGA Input Source

The signal volume on HPL and HPR can be independently adjusted under software control by writing

to register 04h.

When not in use HPL and HPR can be powered down using the Powerdown register bits HPL and

HPR (register 3Eh, bits [10:9]). To minimise pops and clicks when the PGA is powered down / up it is

recommended that the Vmid input is selected during the power down / up cycle. This ensures the

same DC level is maintained on the output pin throughout.

WM9713LGEFL/V Datasheet(PDF) 48 Page - Wolfson Microelectronics plc

WM9713LGEFL/V Datasheet(HTML) 48 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL