Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM9713LGEFL/V Datasheet(PDF) 24 Page - Wolfson Microelectronics plc

Part # WM9713LGEFL/V
Description  AC 97 Audio Touchpanel CODEC
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9713LGEFL/V Datasheet(HTML) 24 Page - Wolfson Microelectronics plc

Back Button WM9713LGEFL/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM9713LGEFL/V Datasheet HTML 28Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 108 page
background image
WM9713L
Pre-Production
w
PP Rev 3.0 June 2006
24
CONTROL
The register bits controlling PCM audio format, word length and operating modes are summarised
below. CTRL must be set to override the normal use of the PCM interface pins as GPIOs, MODE
must be set to specify master/slave modes.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
15
CTRL
0
Sets function and control registers for GPIO /
PCM interface pins.
0 = GPIO pins as GPIOs
1 = GPIO pins configured as PCM interface
and controlled by this register
14:13
MODE
10
PCM interface mode when CTRL=1
00 = PCM interface disabled [PCMCLK tri-
stated, PCMFS tri-stated]
01 = PCM interface in slave mode [PCMCLK
as input, PCMFS as input]
10 = PCM interface in master mode [PCMCLK
as output, PCMFS as output]
11 = PCM interface in partial master mode
[PCMCLK as output, PCMFS as input]
11:9
DIV
010
Voice DAC clock to PCMCLK divider. In
master mode PCMCLK is derived from Voice
DAC clock.
000 : PCMCLK = Voice DAC clock
001 : PCMCLK = Voice DAC clock / 2
010 : PCMCLK = Voice DAC clock / 4
011 : PCMCLK = Voice DAC clock / 8
100 : PCMCLK = Voice DAC clock / 16
8
VDACOS
R
1
VXDAC oversample rate:
0: 128 x fs
1: 64 x fs
7
CP
0
PCMCLK polarity
1 = invert PCMCLK polarity
0 = normal PCMCLK polarity
6
FSP
0
Right, Left and I
2S modes – PCMFS polarity
1 = invert PCMFS polarity
0 = normal PCMFS polarity
DSP Mode – mode A/B select
0 = MSB is available on 2nd PCMCLK rising
edge after LRC rising edge (mode A)
1 = MSB is available on 1st PCMCLK rising
edge after LRC rising edge (mode B)
36h
PCM
Control
5:4
SEL
10
PCM ADC channel select
00 = Output left and right ADC data
01 = Swap and output left and right ADC data
10 = Output left ADC data only
11 = Output right ADC data only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com