ATMEGA64-16AI datasheet(46/393 Pages) ATMEL

46 / 393 page

ATmega64(L)

2490L–AVR–10/06

Power Management

and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby

saving power. The AVR provides various sleep modes allowing the user to tailor the

power consumption to the application’s requirements.

To enter any of the six sleep modes, the SE-bit in MCUCR must be written to logic one

and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the

MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down,

Power-save, Standby, or Extended Standby) will be activated by the SLEEP instruction.

See Table 17 for a summary. If an enabled interrupt occurs while the MCU is in a sleep

mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the

start-up time, it executes the interrupt routine, and resumes execution from the instruc-

tion following SLEEP. The contents of the Register File and SRAM are unaltered when

the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes

up and executes from the Reset Vector.

Figure 18 on page 37 presents the different clock systems in the ATmega64, and their

distribution. This figure is helpful in selecting an appropriate sleep mode.

MCUCR – MCU Control

The MCU Control Register contains control bits for power management.

• Bit 5 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the

SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is

the programmers purpose, it is recommended to write the Sleep Enable (SE) bit to one

just before the execution of the SLEEP instruction and to clear it immediately after wak-

ing up.

• Bits 4..2 – SM2..0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the six available sleep modes as shown in Table 17.

Note:

1. Standby mode and Extended Standby mode are only available with external crystals

or resonators.

Bit

7654

321

0x35 (0x55)

SRE

SRW10

SM1

SM0

SM2

IVSEL

IVCE

MCUCR

Read/Write

R/W

Initial Value

0000

000

Table 17. Sleep Mode Select

SM2

SM1

SM0

Sleep Mode

000

Idle

ADC Noise Reduction

010

Power-down

011

Power-save

100

Reserved

101

Reserved

110

Standby(1)

Extended Standby(1)

ATMEGA64-16AI Datasheet(PDF) 46 Page - ATMEL Corporation

ATMEGA64-16AI Datasheet(HTML) 46 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL