Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM263P4 Datasheet(PDF) 122 Page - Texas Instruments

Part # AM263P4
Description  AM263Px Sitara™ Microcontrollers
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM263P4 Datasheet(HTML) 122 Page - Texas Instruments

Back Button AM263P4 Datasheet HTML 118Page - Texas Instruments AM263P4 Datasheet HTML 119Page - Texas Instruments AM263P4 Datasheet HTML 120Page - Texas Instruments AM263P4 Datasheet HTML 121Page - Texas Instruments AM263P4 Datasheet HTML 122Page - Texas Instruments AM263P4 Datasheet HTML 123Page - Texas Instruments AM263P4 Datasheet HTML 124Page - Texas Instruments AM263P4 Datasheet HTML 125Page - Texas Instruments AM263P4 Datasheet HTML 126Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 154 page
background image
(2)
R = REFCLK cycle time in ns
tO20t
O19
OSPI_CLK
OSPI_D[i:0]
Figure 6-39. OSPI0 Timing Requirements – Tap SDR, No Loopback
6.11.5.12.3.1.2 OSPI Switching Characteristics - Tap SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O7
tc(CLK)
Cycle time, OSPI0_CLK
20
ns
O8
tw(CLKL)
Pulse duration, OSPI0_CLK low
0.475P(1) - 0.3
ns
O9
tw(CLKH)
Pulse duration, OSPI0_CLK high
0.475P(1) - 0.3
ns
O10
td(CSn-CLK)
Delay time, OSPI0_CSn[1:0] active edge
to OSPI0_CLK rising edge
0.475P(1) + (0.975
× M(2) × R(4)) - 1
0.525P(1) + (1.025
× M(2) × R(4)) + 1
ns
O11
td(CLK-CSn)
Delay time, OSPI0_CLK rising edge to
OSPI0_CSn[1:0] inactive edge
0.475P(1) + (0.975
× N(3) × R(4)) - 1
0.525P(1) + (1.025
× N(3) × R(4)) + 1
ns
O12
td(CLK-D)
Delay time, OSPI0_CLK active edge to
OSPI0_D[7:0] transition
–4.25
7.25
ns
(1)
P = CLK cycle time = SCLK period in ns
(2)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4)
R = REFCLK cycle time in ns
tO9t
tO8t
tO7t
tO11t
O12
O10
OSPI_CSn
OSPI_CLK
OSPI_D[i:0]
Figure 6-40. OSPI0 Switching Characteristics – Tap SDR, No Loopback
6.11.5.12.3.2 OSPI0 Tap DDR Timing
6.11.5.12.3.2.1 OSPI Timing Requirements - Tap DDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O13
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid
before active OSPI0_CLK edge
No Loopback
12.04 - (0.975 ×
T(1) × R(2))
ns
O14
th(CLK-D)
Hold time, OSPI0_D[7:0] valid
after active OSPI0_CLK edge
No Loopback
1.84 + (0.975 ×
T(1) × R(2))
ns
(1)
T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]
(2)
R = REFCLK cycle time in ns
TI Information - Selective Disclosure
AM263P4, AM263P2, AM263P1, AM263P4-Q1, AM263P2-Q1, AM263P1-Q1
SPRSP81 – OCTOBER 2023
www.ti.com
122
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com