Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM263P4 Datasheet(PDF) 119 Page - Texas Instruments

Part # AM263P4
Description  AM263Px Sitara™ Microcontrollers
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM263P4 Datasheet(HTML) 119 Page - Texas Instruments

Back Button AM263P4 Datasheet HTML 115Page - Texas Instruments AM263P4 Datasheet HTML 116Page - Texas Instruments AM263P4 Datasheet HTML 117Page - Texas Instruments AM263P4 Datasheet HTML 118Page - Texas Instruments AM263P4 Datasheet HTML 119Page - Texas Instruments AM263P4 Datasheet HTML 120Page - Texas Instruments AM263P4 Datasheet HTML 121Page - Texas Instruments AM263P4 Datasheet HTML 122Page - Texas Instruments AM263P4 Datasheet HTML 123Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 154 page
background image
tO4t
tO3t
tO5t
tO2t
tO1t
O6
O6
OSPI_CSn
OSPI_CLK
OSPI_D[i:0]
Figure 6-33. OSPI0 Switching Characteristics – PHY DDR Data Training
6.11.5.12.2.2 OSPI0 Without Data Training
Note
Timing parameters defined in this section are only applicable when data training is not implemented
and DLL delays are configured as described in OSPI DLL Delay Mapping for PHY SDR Timing Modes
and OSPI DLL Delay Mapping for PHY DDR Timing Modes.
6.11.5.12.2.2.1 OSPI0 PHY SDR Timing
6.11.5.12.2.2.1.1 OSPI DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT
FIELD
DELAY VALUE
Transmit
All modes
PHY_CONFIG_TX_DLL_DELAY_FLD
0x0
Receive
All modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
6.11.5.12.2.2.1.2 OSPI Timing Requirements - PHY SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid
before active OSPI0_CLK edge
3.3V, SDR with
Internal PHY
Loopback
TBD
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid
after active OSPI0_CLK edge
3.3V, SDR with
Internal PHY
Loopback
TBD
ns
O21
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid
before active OSPI0_DQS edge
3.3V, SDR with
External Board
Loopback
TBD
ns
O22
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid
after active OSPI0_DQS edge
3.3V, SDR with
External Board
Loopback
TBD
ns
tO20t
O19
OSPI_CLK
OSPI_D[i:0]
Figure 6-34. OSPI0 Timing Requirements – PHY SDR with Internal PHY Loopback
TI Information - Selective Disclosure
www.ti.com
AM263P4, AM263P2, AM263P1, AM263P4-Q1, AM263P2-Q1, AM263P1-Q1
SPRSP81 – OCTOBER 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
119



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com