Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADN4604ASVZ Datasheet(PDF) 4 Page - Analog Devices

Part # ADN4604ASVZ
Description  4.25 Gbps, 16 × 16, Digital Crosspoint Switch
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADN4604ASVZ Datasheet(HTML) 4 Page - Analog Devices

  ADN4604ASVZ Datasheet HTML 1Page - Analog Devices ADN4604ASVZ Datasheet HTML 2Page - Analog Devices ADN4604ASVZ Datasheet HTML 3Page - Analog Devices ADN4604ASVZ Datasheet HTML 4Page - Analog Devices ADN4604ASVZ Datasheet HTML 5Page - Analog Devices ADN4604ASVZ Datasheet HTML 6Page - Analog Devices ADN4604ASVZ Datasheet HTML 7Page - Analog Devices ADN4604ASVZ Datasheet HTML 8Page - Analog Devices ADN4604ASVZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
ADN4604
Data Sheet
Rev. A | Page 4 of 40
Parameter
Conditions
Min
Typ
Max
Unit
THERMAL CHARACTERISTICS
Operating Temperature Range
−40
+85
°C
θJA
Still air; JEDEC 4-layer test board
24.9
°C/W
θJB
Still air
11.6
°C/W
θJC
At the exposed pad
0.95
°C/W
LOGIC CHARACTERISTICS
Input High Voltage Threshold (VIH)
DVCC = 3.3 V
0.7 × DVCC
DVCC
V
Input Low Voltage Threshold (VIL)
DVCC = 3.3 V
VEE
0.3 × DVCC
V
Output High Voltage (VOH)
2 kΩ pull-up resistor to DVCC
DVCC
V
Output Low Voltage (VOL)
IOL = 3 mA
VEE
0.4
V
1 VICM is the input common-mode voltage.
2 Minimum VTTO is only applicable for a limited range of output current settings. Refer to the Power Dissipation section.
I2C TIMING SPECIFICATIONS
S
P
Sr
S
SDA
SCL
tf
tf
tf
tf
tBUF
tLOW
tHD:STA
tHD:DAT
tHIGH
tSU:DAT
tSU:STA
tSU:STO
tHD:STA
Figure 2. I2C Timing Diagram
Table 2. I2C Timing Specifications
Parameter
Symbol
Min
Max
Unit
SCL Clock Frequency
fSCL
0
400+
kHz
Hold Time for a Start Condition
tHD;STA
0.6
μs
Setup Time for a Repeated Start Condition
tSU;STA
0.6
μs
Low Period of the SCL Clock
tLOW
1.3
μs
High Period of the SCL Clock
tHIGH
0.6
μs
Data Hold Time
tHD;DAT
0
μs
Data Setup Time
tSU;DAT
10
ns
Rise Time for Both SDA and SCL
tr
1
300
ns
Fall Time for Both SDA and SCL
tf
1
300
ns
Setup Time for Stop Condition
tSU;STO
0.6
μs
Bus-Free Time Between a Stop Condition and a Start Condition
tBUF
1
ns
Bus Idle Time After a Reset
10
ns
Reset Pulse Width
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com