Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STSLVDSP27 Datasheet(PDF) 9 Page - STMicroelectronics

Part # STSLVDSP27
Description  8-bit low voltage serializer with 1.8V high speed dual differential line drivers and embedded DPLL
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STSLVDSP27 Datasheet(HTML) 9 Page - STMicroelectronics

Back Button STSLVDSP27 Datasheet HTML 5Page - STMicroelectronics STSLVDSP27 Datasheet HTML 6Page - STMicroelectronics STSLVDSP27 Datasheet HTML 7Page - STMicroelectronics STSLVDSP27 Datasheet HTML 8Page - STMicroelectronics STSLVDSP27 Datasheet HTML 9Page - STMicroelectronics STSLVDSP27 Datasheet HTML 10Page - STMicroelectronics STSLVDSP27 Datasheet HTML 11Page - STMicroelectronics STSLVDSP27 Datasheet HTML 12Page - STMicroelectronics STSLVDSP27 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 23 page
background image
STSLVDSP27
Electrical characteristics
9/23
Note:
1
50% VDIN to 50% VDOUT
Table 7.
Serial switching characteristics (DPLL = "OFF", RT = 100Ω ±1%, CL = 10pF, over
recommended operating conditions unless otherwise noted. Typical values are referred to
TA = 25°C and VDD = 3.0V, VIO = 1.8V)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
trVOD
Rise time
differential output voltage
(20% to 80%) (Figure 4.)
trDIN = 4.9ns (10% to 90%);
fDIN = 10MHz, PulseWidthDIN = 50ns
400
610
1000
ps
tfVOD
Fall time
differential output voltage
(80% to 20%) (Figure 4.)
trDIN = 4.2ns (90% to 10%);
fDIN = 10MHz, PulseWidthDIN = 50ns
400
610
1000
ps
tPLHD
Differential propagation
delay time (DIN to DOUT)
(Low to High) (Note: 1)
(Figure 4.)
trDIN = 4.9ns (10% to 90%);
tfDIN = 4.2ns (90% to 10%);
fDIN = 10MHz, PulseWidthDIN = 50ns
1.0
2.1
2.8
ns
tPHLD
Differential propagation
delay time (DIN to DOUT)
(Low to High) (Note: 1)
(Figure 4.)
tfDIN = 4.2ns (10% to 90%);
fDIN = 10MHz, PulseWidthDIN = 50ns
1.0
2.1
2.8
ns
tEN
Enable delay time
(EN to DOUT: tPLZ, tPHZ)
(Figure 7.)
trEN = 2.0ns (10% to 90%);
tfEN = 2.0ns (90% to 10%)
20
µs
tDIS
Disable delay time
(EN to DOUT: tPLZ, tPHZ)
(Figure 7.)
trEN = 2.0ns (10% to 90%);
tfEN = 2.0ns (90% to 10%)
1000
ns
fOPR
Operating frequency serial
mode without DPLL
BYP = VDD
trDIN0,CLKIN=1ns (10% to 90%);
tfDIN0,CLKIN=1ns (90% to 10%)
fDIN0,CLKIN = 208MHz
PulseWidthDIN0,CLKIN = 2.4ns
1208
MHz
tSKEW1
Differential skew between
signals on each differential
pair (tPLHD - tPHLD)
trDIN = 4.9ns (10% to 90%);
tfDIN = 4.2ns (90% to 10%);
fDIN = 10MHz, PulseWidthDIN = 50ns
150
ps
tSKEW2
Channel to channel skew
between any two signals
on each different
differential pair (Figure 6.)
trDIN = 4.9ns (10% to 90%);
tfDIN = 4.2ns (90% to 10%);
fDIN = 10MHz, PulseWidthDIN = 50ns
200
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com