| Electronic Components Datasheet Search |
|
TDA8752 Datasheet(PDF) 17 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
TDA8752 Datasheet(HTML) 17 Page - NXP Semiconductors |
|
17 / 36 page ![]() This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... I2C-BUS AND 3-WIRE INTERFACES Register definitions The configuration of the different registers is as follows: Table 1 I2C-bus and 3-wire registers All the registers are defined by a sub-address of 8 bits; bit A4 refers to the mode which is used with the I2C-bus interface; bits Sa3 to Sa0 are the subaddresses of each register. The bit mode, used only with the I2C-bus, enables two modes to be programmed: • If Mode = 0, each register is programmed independently by giving its sub-address and its content • If Mode = 1, all the registers are programmed one after the other by giving this initial condition (xxx1 1111) as the sub-address state; thus, the registers are charged following the predefined sequence of 16 bytes (from sub-address 0000 to 1101). FUNCTION NAME SUB-ADDRESS BIT DEFINITION DEFAULT VALUE A7 A6 A5 A4 A3 A2 A1 A0 MSB LSB SUBADDR −−−−−−−− X X X Mode Sa3 Sa2 Sa1 Sa0 xxx1 0000 OFFSETR XXXX 0000 Or7 Or6 Or5 Or4 Or3 Or2 Or1 Or0 0111 1111 COARSER XXXX 0001 X Cr6 Cr5 Cr4 Cr3 Cr2 Cr1 Cr0 x010 0000 FINER XXXX 0010 X X X Fr4 Fr3 Fr2 Fr1 Fr0 xxx0 0000 OFFSETG XXXX 0011 Og7 Og6 Og5 Og4 Og3 Og2 Og1 Og0 0111 1111 COARSEG XXXX 0100 X Cg6 Cg5 Cg4 Cg3 Cg2 Cg1 Cg0 x010 0000 FINEG XXXX 0101 X X X Fg4 Fg3 Fg2 Fg1 Fg0 xxx0 0000 OFFSETB XXXX 0110 Ob7 Ob6 Ob5 Ob4 Ob3 Ob2 Ob1 Ob0 0111 1111 COARSEB XXXX 0111 X Cb6 Cb5 Cb4 Cb3 Cb2 Cb1 Cb0 x010 0000 FINEB XXXX 1000 X X X Fb4 Fb3 Fb2 Fb1 Fb0 xxx0 0000 CONTROL XXXX 1001 V level H level edge Up Do Ip2 Ip1 Ip0 0000 0100 VCO XXXX 1010 Z2 Z1 Z0 Vco1 Vco0 Di11 Di10 Di9 0110 0001 DIVIDER (LSB) XXXX 1011 Di8 Di7 Di6 Di5 Di4 Di3 Di2 Di1 1001 0000 PHASEA XXXX 1100 X Di0 Cka Pa4 Pa3 Pa2 Pa1 Pa0 x000 0000 PHASEB XXXX 1101 X X Ckb Pb4 Pb3 Pb2 Pb1 Pb0 xx00 0000 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |