Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA8752 Datasheet(PDF) 24 Page - NXP Semiconductors

Part # TDA8752
Description  Triple high speed Analog-to-Digital Converter ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8752 Datasheet(HTML) 24 Page - NXP Semiconductors

Back Button TDA8752 Datasheet HTML 20Page - NXP Semiconductors TDA8752 Datasheet HTML 21Page - NXP Semiconductors TDA8752 Datasheet HTML 22Page - NXP Semiconductors TDA8752 Datasheet HTML 23Page - NXP Semiconductors TDA8752 Datasheet HTML 24Page - NXP Semiconductors TDA8752 Datasheet HTML 25Page - NXP Semiconductors TDA8752 Datasheet HTML 26Page - NXP Semiconductors TDA8752 Datasheet HTML 27Page - NXP Semiconductors TDA8752 Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
1999 Mar 09
24
Philips Semiconductors
Product specification
Triple high speed Analog-to-Digital
Converter (ADC)
TDA8752
GFINE
fine gain correction range
fine register input code = 0;
(see Fig.9)
−
0
−
dB
fine register input
code = 31; (see Fig.9)
−−0.5
−
dB
∆Gamp/T
amplifier gain stability as a
function of temperature
Vref = 2.5 V with
100 ppm/
°C maximum
variation
−−
200
ppm/
°C
IGC
gain current
−±20
−µA
tstab
amplifier gain adjustment
speed
HSYNC active; capacitors
on pins 8, 16 and 24 = 22 nF
−
25
−
mdB/
µs
Vi(p-p)
input voltage range
(peak-to-peak value)
corresponding to full-scale
output
0.4
−
1.2
V
tr(Vi)
input voltage rise time
fi = 100 MHz; square wave
−−
2.5
ns
tf(Vi)
input voltage fall time
fi = 100 MHz; square wave
−−
2.5
ns
GE(rms)
channel-to-channel gain
matching (RMS value)
maximum coarse gain;
Tamb =25 °C
−
1
−
%
minimum coarse gain;
Tamb =25 °C
−
2
−
%
Clamps
PCLP
precision
black level noise on RGB
channels = 10 mV (max.)
(RMS value); Tamb =25 °C
−1
−
+1
LSB
tCOR1
clamp correction time to within
±10 mV
±100 mV black level input
variation;
clamp capacitor = 4.7 nF
−−
300
ns
tCOR2
clamp correction time to less
than 1 LSB
±100 mV black level input
variation;
clamp capacitor = 4.7 nF
−−
10
lines
tW(CLP)
clamp pulse width
500
−
2000
ns
CLPE
channel-to-channel clamp
matching
−1
−
+1
LSB
Aoff
code clamp reference
clamp register input
code = 0
−−63.5
−
LSB
clamp register input
code = 255
−
64
−
LSB
Phase-locked loop
jPLL(rms)
long term PLL jitter
(RMS value)
fCLK = 60 MHz; see Table 13 −
450
−
ps
fCLK = 100 MHz;
see Table 13
−
360
−
ps
DR
divider ratio
100
−
4095
fref
reference clock frequency
range
15
−
280
kHz
fPLL
output clock frequency range
12
−
100
MHz
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com