H838024 datasheet(95/697 Pages) RENESAS

Part #	H838024

Description	Renesas 8-Bit Single-Chip Microcomputer Super Low Power Series

PDF	697 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

95 / 697 page

Section 2 CPU

Rev. 7.00 Mar 10, 2005 page 53 of 652

REJ09B0042-0700

[Legend]

op:

rn:

IMM:

Operation field

Immediate data

RTE, SLEEP, NOP

LDC, STC (Rn)

IMM

ANDC, ORC,

XORC, LDC (#xx:8)

Figure 2.9 System Control Instruction Codes

2.5.8

Block Data Transfer Instruction

Table 2.11 describes the block data transfer instruction. Figure 2.10 shows its object code format.

Table 2.11

Block Data Transfer Instruction

Instruction

Size

Function

EEPMOV

—

If R4L

≠ 0 then

repeat

@R5+

→ @R6+

R4L – 1

→ R4L

until

R4L = 0

else next;

Block transfer instruction. Transfers the number of data bytes

specified by R4L from locations starting at the address indicated by

R5 to locations starting at the address indicated by R6. After the

transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Notes on

Use of the EEPMOV Instruction, for details.

H838024 Datasheet(PDF) 95 Page - Renesas Technology Corp

H838024 Datasheet(HTML) 95 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL