| Electronic Components Datasheet Search |
|
CDB4360 Datasheet(PDF) 16 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CDB4360 Datasheet(HTML) 16 Page - Cirrus Logic |
|
16 / 37 page ![]() CS4360 16 DS517F2 SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE Inputs: Logic 0 = GND, Logic 1 = VLS. Parameters Symbol Min Max Units MCLK Frequency 1.024 51.2 MHz MCLK Duty Cycle 40 60 % Input Sample Rate Single-speed Mode Double-speed Mode Quad-speed Mode Fs Fs Fs 4 50 100 50 100 200 kHz kHz kHz LRCK Duty Cycle 45 55 % SCLK Pulse Width Low tsclkl 20 - ns SCLK Pulse Width High tsclkh 20 - ns SCLK Frequency Single-speed Mode Double-speed Mode - - 128xFs 64xFs Hz Hz Quad-speed Mode (MCLKDIV = 0) - Hz Quad-speed Mode (MCLKDIV = 1) - Hz SCLK rising to LRCK edge delay tslrd 20 - ns SCLK rising to LRCK edge setup time tslrs 20 - ns SDINx valid to SCLK rising setup time tsdlrs 20 - ns SCLK rising to SDINx hold time tsdh 20 - ns Figure 12. Serial Mode Input Timing sc lk h t slr s t slr d t sd lr s t sd h t sc lk l t SD I N x SC L K LR C K MCLK 2 ----------------- MCLK 4 ----------------- |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |