Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RTL8305SC Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # RTL8305SC
Description  SINGLE-CHIP 5-PORT 10/100MBPS SWITCH CONTROLLER WITH DUAL MII INTERFACES
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

RTL8305SC Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button RTL8305SC Datasheet HTML 3Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 4Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 5Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 6Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 7Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 8Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 9Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 10Page - List of Unclassifed Manufacturers RTL8305SC Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 160 page
background image
RTL8305SC
Datasheet
5-port 10/100Mbps Single-Chip Dual MII Switch Controller
vii
Track ID: JATR-1076-21 Rev. 1.2
7.6.
PHY 5 REGISTERS .....................................................................................................................................................86
7.6.1.
PHY 5 Register 0 for Port 4 MAC: Control..........................................................................................................86
7.6.2.
PHY 5 Register 1 for Port 4 MAC: Status ............................................................................................................87
7.6.3.
PHY 5 Register 2 for Port 4 MAC: PHY Identifier 1............................................................................................87
7.6.4.
PHY 5 Register 3 for Port 4 MAC: PHY Identifier 2............................................................................................87
7.6.5.
PHY 5 Register 4 for Port 4 MAC: Auto-Negotiation Advertisement...................................................................88
7.6.6.
MII Port NWay Mode ...........................................................................................................................................89
7.6.7.
MII Port Force Mode ...........................................................................................................................................89
8.
FUNCTIONAL DESCRIPTION.......................................................................................................................................90
8.1.
SWITCH CORE FUNCTIONAL OVERVIEW.....................................................................................................................90
8.1.1.
Applications..........................................................................................................................................................90
8.1.2.
Port 4....................................................................................................................................................................90
8.1.3.
Port Status Configuration.....................................................................................................................................94
8.1.4.
Flow Control ........................................................................................................................................................95
8.1.5.
Address Search, Learning, and Aging ..................................................................................................................97
8.1.6.
Address Direct Mapping Mode.............................................................................................................................97
8.1.7.
Half Duplex Operation .........................................................................................................................................98
8.1.8.
InterFrame Gap....................................................................................................................................................98
8.1.9.
Illegal Frame........................................................................................................................................................98
8.1.10.
Dual MII Interface................................................................................................................................................99
8.2.
PHYSICAL LAYER FUNCTIONAL OVERVIEW..............................................................................................................110
8.2.1.
Auto-Negotiation for UTP .................................................................................................................................. 110
8.2.2.
10Base-T Transmit Function .............................................................................................................................. 110
8.2.3.
10Base-T Receive Function ................................................................................................................................ 111
8.2.4.
Link Monitor....................................................................................................................................................... 111
8.2.5.
100Base-TX Transmit Function.......................................................................................................................... 111
8.2.6.
100Base-TX Receive Function............................................................................................................................ 111
8.2.7.
100Base-FX ........................................................................................................................................................ 111
8.2.8.
100Base-FX Transmit Function.......................................................................................................................... 112
8.2.9.
100Base-FX Receive Function ........................................................................................................................... 112
8.2.10.
100Base-FX FEFI .............................................................................................................................................. 112
8.2.11.
Reduced Fiber Interface ..................................................................................................................................... 113
8.2.12.
Power Saving Mode............................................................................................................................................ 113
8.2.13.
Reg0.11 Power-Down Mode............................................................................................................................... 114
8.2.14.
Crossover Detection and Auto Correction.......................................................................................................... 114
8.2.15.
Polarity Detection and Correction ..................................................................................................................... 114
8.3.
ADVANCED FUNCTIONAL OVERVIEW .......................................................................................................................115
8.3.1.
Reset ................................................................................................................................................................... 115
8.3.2.
Setup and Configuration..................................................................................................................................... 116
8.3.3.
Serial EEPROM Example: 24LC02.................................................................................................................... 117
8.3.4.
SMI ..................................................................................................................................................................... 119
8.3.5.
Head-Of-Line Blocking ...................................................................................................................................... 119
8.3.6.
Port-Based VLAN ............................................................................................................................................... 119
8.3.7.
IEEE 802.1Q Tagged-VID Based VLAN.............................................................................................................121
8.3.8.
Port VID (PVID).................................................................................................................................................122
8.3.9.
Lookup Table Access...........................................................................................................................................123
8.3.10.
QoS Function......................................................................................................................................................123
8.3.11.
Insert/Remove VLAN Tag....................................................................................................................................125
8.3.12.
Filtering/Forwarding Reserved Control Frame .................................................................................................125
8.3.13.
Broadcast Storm Control ....................................................................................................................................126
8.3.14.
Broadcast In/Out Drop .......................................................................................................................................126
8.3.15.
Loop Detection ...................................................................................................................................................127
8.3.16.
MAC Local Loopback Return to External ..........................................................................................................128
8.3.17.
Reg.0.14 PHY Digital Loopback Return to Internal...........................................................................................129



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com