AS8267 datasheet(68/136 Pages) AMSCO

68 / 136 page

Data Sheet AS8267 / AS8268

Revision 1.0, 19-Jun-07

Page 68 of 136

SPI Registers

Address Description

SSPCON

9400h

Control register

SSPCLKDIV

9401h

Clock divider register

SSPSTAT

9402h

Status register

SSPBUF

9403h

Data register

Control Register (SSPCON, 9400h)

The control register is used for enabling the SPI-interrupts and to control the chip select of the SPI.

MSB

LSB

IETR

IEOV

IECO

IECS

CSO

AUTO

Bit

Symbol Function

IETR

Transmit interrupt enable

Issued after data register has been serially loaded with new data (slave mode) or if data has been

shifted out after write access (master mode)

0: disable

1: enable

IEOV

Overrun interrupt enable

Issued if ITRA still set and new data serially arrived

0: disable

1: enable

IECO

Write collision interrupt enable

Issued if data register is written during transmission

0: disable

1: enable

IECS

Chip select interrupt enable

Issued if chip-select pin is activated during master/slave mode

0: disable

1: enable

CSO

Chip select output state in master mode if AUTO = 0

Inverted state of output signal S_N

0: S_N = ‘1’

1: S_N = ‘0’ (active)

ISOUT Chip select output enable control in master mode

AUTO

1: Automatically activates the S_N (= ’0’) after data has been written to the data register and

deactivates S_N (= ’1’) after transfer completed

0: S_N depends on the CSO bit (

→ manual S_N setting)

Not used

AS8267 Datasheet(PDF) 68 Page - ams AG

AS8267 Datasheet(HTML) 68 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL