Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR4938 Datasheet(PDF) 56 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 56 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 52Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 53Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 54Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 55Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 56Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 57Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 58Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 59Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 60Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 716 page
background image
Chapter 3 Signals
3-2
3.1.2
SDRAM Interface Signals
Table 3.1.2 SDRAM Interface Signals
Signal Name
Type
Description
Initial State
SDCLK[3:0]
Output
SDRAM Controller Clock
Clock signals used by SDRAM. The clock frequency is the same as the G-Bus clock
(GBUSCLK) frequency.
When these clock signals are not used, the pins can be set to H using the SDCLK
Enable field of the configuration register (CCFG.SDCLKEN[3:0]).
All High
SDCLKIN
Input/output SDRAM Feedback Clock input
Feedback clock signal for SDRAM controller input signals.
Setting the SDCLKINEN bit of the pin configuration register causes the TX4938 to
feed back signals internally, making SDCLKIN an output signal.
Input
CKE
Output
Clock Enable
CKE signal for SDRAM.
High
SDCS[3:0]*
Output
Synchronous Memory Device Chip Select
Chip select signals for SDRAM.
All High
RAS*
Output
Row Address Strobe
RAS signal for SDRAM.
High
CAS*
Output
Column Address Strobe
CAS signal for SDRAM.
High
WE*
Output
Write Enable
WR signal for SDRAM.
High
DQM[7:0]
Output
Data Mask
During a write cycle, the DQM signals function as a data mask. During a read cycle,
they control the SDRAM output buffers. The bits correspond to the following data bus
signals:
DQM[7]:DATA[63:54], DQM[6]:DATA[53:48]
DQM[5]:DATA[47:40], DQM[4]:DATA[39:32]
DQM[3]:DATA[31:24], DQM[2]:DATA[23:16]
DQM[1]:DATA[15:8], DQM[0]:DATA[7:0]
Connect any one of the DQM[3:0] to SDRAM which connects CB.
All High
CB[7:0]
Input/output
PU
ECC/Parity Check Bit
ECC/parity check bit signals. The bits correspond to the following data bus signals:
CB[7]:DATA[63:54],
CB[6]:DATA[53:48]
CB[5]:DATA[47:40],
CB[4]:DATA[39:32]
CB[3]:DATA[31:24],
CB[2]:DATA[23:16]
CB[1]:DATA[15:8],
CB[0]:DATA[7:0]
CB[7:0] share pins with other function signals (refer to Section “3.3 Pin multiplex”).
Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com