Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMPR4938 Datasheet(PDF) 65 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 65 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 61Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 62Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 63Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 64Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 65Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 66Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 67Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 68Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 69Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 716 page
background image
Chapter 3 Signals
3-11
Table 3.1.16 Extended EJTAG Interface Signals (2/2)
Signal Name
Type
Description
Initial State
DCLK
Output
Debug Clock
Clock output signal for the real-time debugging system.
When PC trace mode is selected, the TPC[3:1] and PCST signals are output
synchronously. This clock is the TX49/H3 core operating clock (CPUCLK) divided by 3.
This signal is common with the other functions (refer to Section “3.3 Pin multiplex”). Use
the configuration setting during boot-up.
Low
PCST[8:0]
Output
PC Trace Status Information
Outputs PC trace status and other information.
These signals are common with the other functions (refer to Section “3.3 Pin multiplex”).
Use the configuration setting during boot-up.
All Low
3.1.17 Clock Signals
Table 3.1.17 Clock Signals
Signal Name
Type
Description
Initial State
MASTERCLK
Input
Master Clock
Input pin for the TX4938 operating clock. A crystal resonator cannot be connected to this
pin because the pin does not contain an oscillator.
Input
HALTDOZE
Output
Halt/Doze State Output
This signal is asserted (High output) when the TX4938 enters Halt or Doze mode.
Low
BYPASSPLL*
Input
Bypass PLL
This pin must be fixed to High.
Input
CGRESET*
Input
CG Reset
CGRESET* initializes the CG.
Input
3.1.18 Initialization Signal
Table 3.1.18 Initialization Signal
Signal Name
Type
Description
Initial State
RESET*
Input
Reset
Reset signal.
Input
3.1.19 Test Signals
Table 3.1.19 Test Signals
Signal Name
Type
Description
Initial State
TEST[4:0]*
Input
PU
Test Mode Setting
Test pins. These pins must be left open or fixed to High.
TEST[1]* may be used when debugging the system. Toshiba recommends that your
board design enable the pin to be driven low after the TX4938 is mounted on the PC
board. Contact Toshiba technical staff for more information on the TEST[1]* functions.
Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com