TMP86CS64AFG datasheet(153/202 Pages) TOSHIBA

153 / 202 page

Page 143

TMP86CS64AFG

Figure 14-8 Generation of Overrun Error

Note:Receive operations are disabled until the overrun error flag UARTSR<OERR> is cleared.

14.10.4Receive Data Buffer Full

Loading the received data in RDBUF sets receive data buffer full flag UARTSR<RBFL> to "1". The

UARTSR<RBFL> is cleared to “0” when the RDBUF is read after reading the UARTSR.

Figure 14-9 Generation of Receive Data Buffer Full

Note:If the overrun error flag UARTSR<OERR> is set during the period between reading the UARTSR and reading

the RDBUF, it cannot be cleared by only reading the RDBUF. Therefore, after reading the RDBUF, read the

UARTSR again to check whether or not the overrun error flag which should have been cleared still remains

set.

14.10.5Transmit Data Buffer Empty

When no data is in the transmit buffer TDBUF, UARTSR<TBEP> is set to “1”, that is, when data in TDBUF

are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag

UARTSR<TBEP> is set to “1”. The UARTSR<TBEP> is cleared to “0” when the TDBUF is written after

reading the UARTSR.

Final bit

Stop

Shift register

xxxx0*

1xxxx0

yyyy

xxx0**

RXD1 pin

UARTSR<OERR>

INTTRX interrupt

After reading UARTSR then

RDBUF clears OERR.

RDBUF

UARTSR<RBFL>

Final bit

Stop

Shift register

xxxx0*

1xxxx0

xxxx

yyyy

xxx0**

RXD1 pin

UARTSR<RBFL>

INTTRX interrupt

RDBUF

After reading UARTSR then

RDBUF clears RBFL.

TMP86CS64AFG Datasheet(PDF) 153 Page - Toshiba Semiconductor

TMP86CS64AFG Datasheet(HTML) 153 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL