TMP86CS64AFG datasheet(168/202 Pages) TOSHIBA

168 / 202 page

Page 158

16. Synchronous Serial Interface (SIO2)

16.2 Control

TMP86CS64AFG

16.2 Control

The serial interface is controlled by SIO control registers (SIO2CR1/SIO2CR2). The serial interface status can be

determined by reading SIO status register (SIO2SR).

The transmit and receive data buffer is controlled by the SIO2CR2<BUF>. The data buffer is assigned to address

0F98H to 0F9FH for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one

time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full

(in the receive mode or transmit/receive mode) interrupt (INTSIO2) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a

fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be

selected with SIO2CR2<WAIT>.

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz]

Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIO2CR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO Control Register 1

SIO2CR1

76543

210

(0FB4H)

SIOS

SIOINH

SIOM

SCK

(Initial value: 0000 0000)

SIOS

Indicate transfer start / stop

Stop

Write

only

Start

SIOINH

Continue / abort transfer

Continuously transfer

Abort transfer (Automatically cleared after abort)

SIOM

Transfer mode select

000:

8-bit transmit mode

010:

4-bit transmit mode

100:

8-bit transmit / receive mode

101:

8-bit receive mode

110:

4-bit receive mode

Except the above: Reserved

SCK

Serial clock select

NORMAL1/2, IDLE1/2 mode

SLOW1/2

SLEEP1/2

mode

Write

only

DV7CK = 0

DV7CK = 1

DV1CK = 0 DV1CK = 1 DV1CK = 1 DV1CK = 1

000

fc/215

fc/216

fs/27

001

fc/28

fc/29

fc/28

fc/29

010

fc/27

fc/28

fc/27

fc/28

011

fc/26

fc/27

fc/26

fc/27

100

fc/25

fc/26

fc/25

fc/26

101

fc/24

fc/25

fc/24

fc/25

110

Reserved

111

External clock (Input from SCK2 pin )

SIO Control Register 2

SIO2CR2

54321

(0FB5H)

WAIT

BUF

(Initial value: ***0 0000)

TMP86CS64AFG Datasheet(PDF) 168 Page - Toshiba Semiconductor

TMP86CS64AFG Datasheet(HTML) 168 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL