Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AX88196BLF Datasheet(PDF) 52 Page - ASIX Electronics Corporation

Part # AX88196BLF
Description  Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller with MII Interface
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88196BLF Datasheet(HTML) 52 Page - ASIX Electronics Corporation

Back Button AX88196BLF Datasheet HTML 48Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 49Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 50Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 51Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 52Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 53Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 54Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 55Page - ASIX Electronics Corporation AX88196BLF Datasheet HTML 56Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 86 page
background image
ASIX ELECTRONICS CORPORATION
52
AX88196BLF
5.1.66 Inter-frame gap (IFG)
Offset 16H (Read/Write)
Field
Name
Description (Default = 15h)
7
-
Reserved, Always zero.
Inter-frame Gap for Back-To-Back Transmission without collision
IFG
Bit-time of Frame gap
15h – n
96 – (4*n)
15h (default)
96
6:0
IFG
15h + n
96 + (4*n)
5.1.67 Back-pressure Jam Limit Count (BJLC)
Offset 17H (Write)
Field
Name
Description
7:6
-
Reserved, Always zero.
5:0
BJLC
Back-pressure Jam Limit count, Default value is 19H.
5.1.68 Device Status Register (DSR)
Offset 17H (Read)
Field
Name
Description
7
B_ENDIAN
When set indicates big-endian mode. (The Big-endian Register’s value not all zero)
6
RDMA_RDY Remote DMA completed. It is same as ISR bit 6.
When set, it indicates the remote DMA process was completed.
5
RD_RDY
Read Data Port Ready, When set, indicates data was ready from SRAM to data port for
host reading.
4
D_RDY
Device Ready. When set, this bit indicates that AX88196B is ready to be accessed. This
register can be read when AX88196B in any power management mode.
When cleared, indicate AX88196B in reset, power saving or load EEPROM state.
3
-
Always zero
2
I_SPEED
PHY Link Speed:
0: indicate the link speed is 10Mb/s
1: indicate the link speed is 100Mb/s
1
I_DUPLEX
PHY Duplex mode:
0: half-duplex
1: full-duplex
0
I_LINK
Link Status:
0: Link off
1: Link up
5.1.69 MAX Frame Size Register (MFSR0)
Offset 18H (Read/Write)
Field
Name
Description (Default = 00h)
7:0
MFSR0
MAX Frame size [7:0], default {MFSR1, MFSR0} = 1536 bytes
5.1.70 MAX Frame Size Register (MFSR1)
Offset 19H (Read/Write)
Field
Name
Description (Default = 06h)
7:3
-
Reserved
2:0
MFSR1
MAX Frame size [10:8]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com