 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AX88196BLF Datasheet(PDF) 75 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88196BLF Datasheet(HTML) 75 Page - ASIX Electronics Corporation |
|
|
75 / 86 page  ASIX ELECTRONICS CORPORATION 75 AX88196BLF 7.4.6 MII Timing Tth Tts Ttcl k Ttcl Ttcl k Ttcl Ttch Ttch TXCLK TXEN / TXD[3:0] Symbol Description Min Typ. Max Units Ttclk TXCLK clock cycle time *1 - 40.0 - ns Ttch TXCLK clock high time *2 - 20.0 - ns Ttcl TXCLK clock low time *2 - 20.0 - ns Tts TXD [3:0], TXEN setup to rising TXCLK 30 - - ns Tth TXD [3:0], TXEN hold from rising TXCLK 4 - - ns Trh Trs Trclk Trcl Trclk Trcl Trch Trch RXCLK RXDV / RXD[3:0] Symbol Description Min Typ. Max Units Trclk RXCLK clock cycle time *1 - 40.0 - ns Trch RXCLK clock high time *2 - 20.0 - ns Trcl RXCLK clock low time *2 - 20.0 - ns Trs RXD [3:0], RXDV setup to rising RXCLK 4 - - ns Trh RXD [3:0], RXDV hold from rising TXCLK 4 - - ns *1: For 10Mbps, the typical value of Ttclk and Trclk shall scale to 400ns. *2: For 10Mbps, the typical value of Ttch, Ttcl, Trch, and Trcl shall scale to 200ns. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
