Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCM1807PW Datasheet(PDF) 11 Page - Texas Instruments

Part # PCM1807PW
Description  Single-Ended, Analog-Input 24-Bit, 96-kHz Stereo A/D Converter
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1807PW Datasheet(HTML) 11 Page - Texas Instruments

Back Button PCM1807PW Datasheet HTML 7Page - Texas Instruments PCM1807PW Datasheet HTML 8Page - Texas Instruments PCM1807PW Datasheet HTML 9Page - Texas Instruments PCM1807PW Datasheet HTML 10Page - Texas Instruments PCM1807PW Datasheet HTML 11Page - Texas Instruments PCM1807PW Datasheet HTML 12Page - Texas Instruments PCM1807PW Datasheet HTML 13Page - Texas Instruments PCM1807PW Datasheet HTML 14Page - Texas Instruments PCM1807PW Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
www.ti.com
SYSTEM CLOCK
SCKI
0.8 V
SCKI
2 V
tw(SCKL)
tw(SCKH)
T0005B07
FADE-IN AND FADE-OUT FUNCTIONS
PCM1807
SLES147 – SEPTEMBER 2005
The PCM1807 supports 256 fS, 384 fS and 512 fS as system clock, where fS is the audio sampling frequency. The
system clock must be supplied on SCKI (pin 6).
The PCM1807 has a system clock detection circuit which automatically senses if the system clock is operating at
256 fS, 384 fS, or 512 fS in slave mode. In master mode, the system clock frequency must be controlled through
the serial control port, which uses MD (pin 10), MC (pin 11), and MS (pin 12). The system clock is divided down
automatically to generate frequencies of 128 fS and 64 fS, which are used to operate the digital filter and the
delta-sigma modulator, respectively.
Table 1 shows some typical relationships between sampling frequency and system clock frequency, and
Figure 17 shows system clock timing.
Table 1. Sampling Frequency and System Clock Frequency
SAMPLING FREQUENCY (kHz)
SYSTEM CLOCK FREQUENCY (fSCLK) (MHz)
256 fS
384 fS
512 fS
16
4.096
6.144
8.192
32
8.192
12.288
16.384
44.1
11.2896
16.9344
22.5792
48
12.288
18.432
24.576
64
16.384
24.576
32.768
88.2
22.5792
33.8688
45.1584
96
24.576
36.864
49.152
SYMBOL
PARAMETER
MIN
MAX
UNIT
tw(SCKH)
System clock pulse duration, HIGH
8
ns
tw(SCKL)
System clock pulse duration, LOW
8
ns
Figure 17. System Clock Timing
The PCM1807 has fade-in and fade-out functions on DOUT (pin 9) to avoid pop noise, and the functions come
into operation in some cases as described in several following sections. The level changes from 0 dB to mute or
mute to 0 dB are performed using calculated pseudo S-shaped characteristics with zero-cross detection.
Because of the zero-cross detection, the time needed for the fade in and fade out depends on the analog input
frequency (fin). It takes 48/fin until processing is completed. If there is no zero cross during 8192/fS, DOUT is
faded in or out by force during 48/fS (TIME OUT). Figure 18 illustrates the fade-in and fade-out operation
processing.
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com