SII3531A datasheet(48/81 Pages) SILICONIMAGE

48 / 81 page

PCI Express to Serial ATA Controller

Data Sheet

Silicon Image, Inc.

SiI-DS-0208-C

6.1.12 Power Management Capability

Address Offset: 54H

Access Type: Read Only

Reset Value: 0x0622_5C01

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PME Support

Auxiliary

Current

PPM Rev

Next Capability Pointer

Capability ID

This register defines the power management capabilities associated with the PCI bus. The register bits are defined below.

•

Bit [31:27]: PME Support (R) – Power Management Event Support. This bit field is hardwired to 00H; the

SiI3531A does not support PME.

•

Bit [26]: PPM D2 Support (R) – PCI Power Management D2 Support. This bit is hardwired to 1.

•

Bit [25]: PPM D1 Support (R) – PCI Power Management D1 Support. This bit is hardwired to 1.

•

Bit [24:22]: Auxiliary Current (R) – Auxiliary Current. This bit field is hardwired to 000B.

•

Bit [21]: Dev Special Init (R) – Device Special Initialization. This bit is hardwired to 1 to indicate that the

SiI3531A requires special initialization.

•

Bit [20]: Reserved (R). This bit is reserved and returns zero on a read.

•

Bit [19]: PME Clock (R) – Power Management Event Clock. This bit is hardwired to 0.

•

Bit [18:16]: PPM Rev (R) – PCI Power Management Revision. This bit field is hardwired to 010B to indicate

compliance with the PCI Power Management Interface Specification revision 1.1.

•

Bit [15:08]: Next Capability Pointer (R) – PCI Next Capability Pointer. This bit field is hardwired to 5CH to point

to the 2

nd Capabilities register, the MSI Capability.

•

Bit [07:00]: Capability ID (R) – PCI Capability ID. This bit field is hardwired to 01H to indicate that this is a PCI

Power Management Capability.

6.1.13 Power Management Control + Status

Address Offset: 58H

Access Type: Read/Write

Reset Value: 0x0800_2000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PPM Data

Reserved

PPM Data Sel

Reserved

This register defines the power management capabilities associated with the PCI bus. The register bits are defined below.

•

Bit [31:24]: PPM Data (R) – PCI Power Management Data. This bit field is hardwired to 0x08 to indicate a

power consumption of 800 milliwatts.

•

Bit [23:16]: Reserved (R). This bit field is reserved and returns zeros on a read.

•

Bit [15]: PME Status (R) – PME Status. This bit is hardwired to 0. The SiI3531A does not support PME.

•

Bit [14:13]: PPM Data Scale (R) – PCI Power Management Data Scale. This bit field is hardwired to 01B to

indicate a scaling factor of 100 milliwatts.

•

Bit [12:09]: PPM Data Sel (R/W) – PCI Power Management Data Select. This bit field is set by the system to

indicate which data field is to be reported through the PPM Data bits (although current implementation hardwires

the PPM Data to indicate 1.2 Watt).

•

Bit [08]: PME Ena (R) – PME Enable. This bit is hardwired to 0. The SiI3531A does not support PME.

•

Bit [07:02]: Reserved (R). This bit field is reserved and returns zeros on a read.

•

Bit [01:00]: PPM Power State (R/W) – PCI Power Management Power State. This bit field is set by the system

to dictate the current Power State: 00 = D0 (Normal Operation), 01 = D1, 10 = D2, and 11 = D3 (Hot).

SII3531A Datasheet(PDF) 48 Page - Silicon image

SII3531A Datasheet(HTML) 48 Page - Silicon image

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL