DIX4192 datasheet(34/71 Pages) TI2

34 / 71 page

DIX4192

SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016

www.ti.com

Product Folder Links: DIX4192

Submit Documentation Feedback

Table 14. Register 0B: DIT Interrupt Mask Register Field Descriptions (continued)

MTSLIP

Transmitter TSLIP Interrupt Mask

MTSLIP

TSLIP Interrupt Mask

TSLIP interrupt is masked. (default)

TSLIP interrupt is enabled.

Figure 34. Register 0C: DIT Interrupt Mode Register

7 (MSB)

0 (LSB)

TSLIPM1

TSLIPM0

TBTIM1

TBTIM0

Table 15. Register 0C: DIT Interrupt Mode Register Field Descriptions

TBTIM[1:0]

Transmitter Buffer Transfer Interrupt Mode

These bits are used to select the active trigger state for the BTI interrupt.

TBTIM1

TBTIM0

Interrupt Active State

Rising edge active (default)

Falling edge active

Level active

Reserved

TSLIPM[1:0]

Transmitter Data Source Slip Interrupt Mode

These bits are used to select the active trigger state for the TSLIP interrupt.

TSLIPM1

TSLIPM0

Interrupt Active State

Rising edge active (default)

Falling edge active

Level active

Reserved

Figure 35. Register 0D: Receiver Control Register 1

7 (MSB)

0 (LSB)

RXBTD

RXCLK

RXMUX1

RXMUX0

Table 16. Register 0D: Receiver Control Register 1 Field Descriptions

RXMUX[1:0]

Receiver Input Source Selection

These bits are used to select the output of the line receiver to be used as the input data source for the DIR core.

RXMUX1

RXMUX0

Input Selection

RX1 (default)

RX2

RX3

RX4

RXCLK

Receiver Reference Clock Source

This bit is used to select the reference clock source for PLL1 in the DIR core.

RXCLK

Receiver Reference Clock

RXCKI (default)

MCLK

RXBTD

Receiver C and U Data Buffer Transfer Disable

This bit is used to enable and disable buffer transfers between the Receiver Access (RA) and User Access (UA) buffers for both channel

status (C) and user (U) data.

Buffer transfers are typically disabled to allow the customer to read C and U data from the DIR UA buffer through the SPI or I2C serial host

interface. Once read, the RA-to-UA buffer transfer can be re-enabled to allow the RA buffer to update the contents of the UA buffer in real

time.

RXBTD

Receiver Access (RA) to User Access (UA) Buffer Transfers

Enabled (default)

Disabled; the user may read C and U data from the DIR UA buffers.

DIX4192 Datasheet(PDF) 34 Page - Texas Instruments

DIX4192 Datasheet(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL