Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AFE5804 Datasheet(PDF) 39 Page - Texas Instruments

Part # AFE5804
Description  ADS5294 Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

AFE5804 Datasheet(HTML) 39 Page - Texas Instruments

Back Button AFE5804 Datasheet HTML 35Page - Texas Instruments AFE5804 Datasheet HTML 36Page - Texas Instruments AFE5804 Datasheet HTML 37Page - Texas Instruments AFE5804 Datasheet HTML 38Page - Texas Instruments AFE5804 Datasheet HTML 39Page - Texas Instruments AFE5804 Datasheet HTML 40Page - Texas Instruments AFE5804 Datasheet HTML 41Page - Texas Instruments AFE5804 Datasheet HTML 42Page - Texas Instruments AFE5804 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 82 page
background image
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
SDATA
SCLK
CSZ
SDOUT
0
0
0
0
0
0
0
1
A) Enable Serial Readout (<READOUT> = 1)
REGISTER ADDRESS (A7:A0) = 0x01
REGISTER DATA (D15:D0) = 0x0001
Pin SDOUT is tri-stated
Pin SDOUT Becomes
Active and Forces Low
SDATA
SCLK
CSZ
SDOUT
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
B) Read Contents of Register 0x0F.
This Register has been Initialized with 0x0200
(The Device was earlier put in global power down)
REGISTER ADDRESS (A7:A0) = 0x0F
REGISTER DATA (D15:D0) = XXXX (don’t care)
A7
A6
A5
A4
A3
A2
A1
A0
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SDOUT Output Contents of Register 0x0F in the same cycle, MSB first
39
ADS5294
www.ti.com
SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018
Product Folder Links: ADS5294
Submit Documentation Feedback
Copyright © 2011–2018, Texas Instruments Incorporated
Programming (continued)
Figure 52. Serial Readout Timing
9.5.1.3 Default States After Reset
•
Device is in normal operation mode with 14-bit ADC enabled for all channels
•
Output interface is 1-wire, 14×-serialization with 7×-bit clock and 1×-frame clock frequency
•
Serial readout is disabled
•
PDN pin is configured as global power-down pin
•
Digital gain is set to 0 dB
•
Digital modes such as LFNS and digital filters are disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com