Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STA369BW Datasheet(PDF) 25 Page - STMicroelectronics

Part # STA369BW
Description  2.1-channel high-efficiency digital audio system Sound Terminal
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA369BW Datasheet(HTML) 25 Page - STMicroelectronics

Back Button STA369BW Datasheet HTML 21Page - STMicroelectronics STA369BW Datasheet HTML 22Page - STMicroelectronics STA369BW Datasheet HTML 23Page - STMicroelectronics STA369BW Datasheet HTML 24Page - STMicroelectronics STA369BW Datasheet HTML 25Page - STMicroelectronics STA369BW Datasheet HTML 26Page - STMicroelectronics STA369BW Datasheet HTML 27Page - STMicroelectronics STA369BW Datasheet HTML 28Page - STMicroelectronics STA369BW Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 89 page
background image
DocID022033 Rev 2
25/89
STA369BW
Serial audio interface
89
5
Serial audio interface
The STA369BW audio serial input interface was designed to interface with standard digital
audio components and to accept a number of serial data formats. The STA369BW always
acts as the slave when receiving audio input from standard digital audio components. Serial
data for two channels is provided using three inputs: left/right clock LRCKI, serial clock
BICKI, and serial data SDI12.
The SAI bit and the SAIFB bit are used to specify the serial data format. The default serial
data format is I2S, MSB-first.
5.0.1
Timings
In the STA369BW the BICKI and LRCKI pins are configured as inputs and they must be
supplied by the external peripheral.
Figure 16. Timing diagram for SAI interface
5.0.2
Delay serial clock enable
To tolerate anomalies in some I2S master devices, a PLL clock cycle delay can be added to
the BICKI signal before the SAI interface.
5.0.3
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers map each I2S input channel to its corresponding processing channel.
Table 8. Timing parameters for slave mode
Symbol
Parameter
Min
Typ
Max
Unit
tBCy
BICK cycle time
80
-
-
ns
tBCH
BICK pulse width high
40
-
-
ns
tBCL
BICK pulse width low
40
-
-
ns
tLRSU
LRCKI setup time to BICKI strobing edge
40
-
-
ns
tLRH
LRCKI hold time to BICKI strobing edge
40
-
-
ns
tLRJT
LRCKI Jitter Tolerance
40
ns
tBCy
tLRH
tLRSU
LRCKI
BICKI
SDI12
tBCH
tBCL
80%
40%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com