SPSB081 datasheet(57/137 Pages) STMICROELECTRONICS

57 / 137 page

1. 1 MHz clock is used in standby mode. 16 MHz clock is used in active mode.

2. The clock frequency is further reduced in standby mode to sustain a very low quiescent current.

5.2

Power-on reset (VSREG)

All outputs open: TJ = from -40 °C to 150 °C, unless otherwise specified.

Table 29. Power-on reset

Symbol

Parameter

Condition

Min

Typ

Max

Unit

Item

VPOR_R

VPOR threshold

VSREG rising

3.45

4.5

A.020

VPOR_F

VPOR threshold

VSREG falling(1)

2.3

3.55

A.021

1. This threshold is valid if VSREG has already reached VPOR_R(max) previously.

5.3

Voltage regulator V1

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.

4.5 ≤ VS ≤ 28 V; 4.5V ≤ VSREG ≤ 28 V; Tj = from -40 °C to 150 °C, unless otherwise specified.

The same parameter values in both 5 V and 3.3 V conditions apply unless otherwise specified.

Table 30. Voltage regulator V1

Symbol

Parameter

Condition

Min Typ Max Unit Item

Output voltage including line and

load regulation

VSREG≥ 6.5 V

5.0

C.001

3.3

C.041

V110mA

Output voltage tolerance (0...ICMP)

ILOAD = 100 µA to ICMP

VSREG = 13.5 V

-2.5

+2.5

C.003

V1high_acc

Output voltage tolerance

High accuracy mode

ILOAD = ICMP to 100 mA, (active mode)

VSREG = 13.5 V

-2.5

+2.5

C.004

V1250mA

Output voltage tolerance (100…

250 mA)

ILOAD = 250mA,

VSREG = 13.5 V

-3

C.005

V1ov_th1

OverVoltage threshold 1 for V1

V1 rising

5.2 5.35

5.5

C.042

V1 falling - V1 13V5/100 μA

0.1

0.4

V1 rising

3.5 3.65

3.8

C.066

V1 falling - V1 13V5/100 μA

0.1

0.4

V1ov_th2

OverVoltage threshold 2 for V1

Define the test condition

5.5 5.65

5.8

C.043

3.9 4.05

4.2

C.067

Rdischarge

Resistance to be able to discharge

20 mA

V1 = 3.3 V

120

165

C.044

V1 = 5 V

130

200

C.045

VDP1

Drop-out voltage

ILOAD = 50 mA, VSREG = 5 V (V1 = 5 V)

0.2

0.25

C.006

ILOAD = 50 mA, VSREG = 3.55 V(1)(V1 =

3.3 V)

0.25 0.35

C.046

ILOAD = 100 mA, VSREG= 5 V (V1 = 5 V)

and VSREG = 3.55 V(1) below 3.55 V, the

POR VSREG can be activated and there is

a device reset. (V1 = 3.3 V)

0.35

0.5

C.007

SPSB081

Power-on reset (VSREG)

DS14048 - Rev 3

page 57/137

SPSB081 Datasheet(PDF) 57 Page - STMicroelectronics

SPSB081 Datasheet(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL