Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPSB081 Datasheet(PDF) 85 Page - STMicroelectronics

Part # SPSB081
Description  Automotive power management IC with LIN and CAN-FD
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPSB081 Datasheet(HTML) 85 Page - STMicroelectronics

Back Button SPSB081 Datasheet HTML 81Page - STMicroelectronics SPSB081 Datasheet HTML 82Page - STMicroelectronics SPSB081 Datasheet HTML 83Page - STMicroelectronics SPSB081 Datasheet HTML 84Page - STMicroelectronics SPSB081 Datasheet HTML 85Page - STMicroelectronics SPSB081 Datasheet HTML 86Page - STMicroelectronics SPSB081 Datasheet HTML 87Page - STMicroelectronics SPSB081 Datasheet HTML 88Page - STMicroelectronics SPSB081 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 137 page
background image
7
SPI registers
7.1
Global status byte (GSB)
Table 65. Global status byte (GSB)
Global status byte (GSB)
Bit 31
Bit 30
Bit 29
Bit 28
Bit 27
Bit 26
Bit 25
Bit 24
1 (R)
0 (R)
0 (R)
0 (R)
0 (R)
0 (R)
0 (R)
0 (R)
GSBN
RSTB
SPIE
PLE
FE
DE
GW
FS
Global status
bit inverted
Reset
SPI error
Physical layer
error
(CAN, LIN)
Functional
error
Device error
Global
warning
Fail safe
Table 66. Global status byte (GSB) description
Bit Name
Description
31 GSBN
Global status bit inverted
The GSBN is a logically NOR combination of GSB bits 24 to bit 30(1)
This bit can also be used as global status flag without starting a complete communication frame as it is present
at SDO directly after pulling CSN low
0 = Error detected (1 or several GSB bits from 24 to 30 are set)
1 = No error detected (default after power on)
30
RSTB
Reset
The RSTB indicates a device reset and is set in case of the following events:
SR1 (0x31)
•
VPOR
•
WDFAIL
•
V1UV (when UV is more than tUV1)
•
FORCED SLEEP TSD2/V1SC
0 = No reset signal has been generated (default)
1 = Reset signal has been generated
RSTB is cleared by a read and clear command to all bits in status register 1 causing the reset event.
29 SPIE(2)
SPI error bit
The SPIE indicates errors related to a wrong SPI communication
SR7 (0x7)
•
SPI_INV_CMD
•
SPI_SCK_CNT
The bit is also set in case of an SPI CSN time-out detection
0 = No error (default)
1 = Error detected
28 PLE(2)
Physical layer error
The PLE is a logical OR combination of errors related to the LIN and CAN transceivers
SR2 (0x32) and SR6 (0x36)
•
LIN_PERM_DOM
SPSB081
SPI registers
DS14048 - Rev 3
page 85/137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com