| Electronic Components Datasheet Search |
|
VNF1248F Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF1248F Datasheet(HTML) 55 Page - STMicroelectronics |
|
55 / 79 page ![]() 12.14 Status registers Table 54. SR#1: status register 1; address 11h Bit Default Name Description Access 23:22 0x0 CCM_STATUS Capacitive load charge burst mode operation status: 00 → IDLE: CCM operation not started 01 → RUN: CCM operation started running 10 → CHARGED: CCM operation completed successfully 11 → CHARGE INCOMPLETE: CCM operation aborted (timeout/short circuit) R/C 21 0 CS_UV Current sense (ISense_P) undervoltage bit Set if Isense_P voltage falls below the internally configured current sense undervoltage threshold. It is reset: 1. in Fail-safe state if FS_MODE = `00'/`01' AND DIN falling edge occur. 2. in Unlocked/Locked state if DIN_CTRL_EN = 1 AND DIN falling edge occur. R/C 20 0 EXT_REG_ON The EXT_REG_ON bit is "0" by default; it is latched to `1' if the VEXT_LDO > VEXT_LDO_H, (the device is automatically powered by the external regulator) and reset when a power-on or a standby state occurs (internal supply node powered by internal LDO regulator). R 19 0 DIN_ST DIN input status flag bit R 18 0 DIS_OUT_FAULT Disable output fault: this bit is set during a transition to fail-safe state when CR#1_FS_MODE = “11”. When it is set, both the high-side and bypass are switched off. R/C 17 0 SELFTEST_STATE FSM SELF-TEST state flag bit R 16 0 OUT_ST High-side gate driver status bit [1]: HS gate driver turned on [0]: HS gate driver turned off R 15 0 BYPASS_ST Low current bypass status bit [1]: LCB turned on [0]: LCB turned off R 14 0 LOCKED_STATE FSM LOCKED state flag bit R 13 0 FAILSAFE_STATE FSM fail-safe state flag bit R 12 0 HWLO_ST HWLO mirror bit R 11 0 VS_UV VS undervoltage “real-time” bit [0] VS > VS,UV_H [1] VS ≤ VS,UV_L If the battery supply voltage VS falls below the undervoltage shutdown threshold, then the HS gate driver, bypass, and charge pump are switched off. R 10 0 HSC Hard short circuit latch-off: a hard short circuit shut-down of the MOSFET (HSC = 1) occurs when the current sense voltage exceeds the preset threshold. When it happens, the bypass is switched off as well. The MOSFET is re via SPI. R/C 9 0 VDS_MAX External MOSFET desaturation shut-down: a desaturation shut down of the MOSFET (VDS_MAX = 1) occurs if the VDS exceeds the preset threshold when HS is in on-state after a preset blanking time. When it happens, the bypass is switched off as well. The MOSFET is rearmed via SPI. R/C VNF1248F SPI functional description DS14109 - Rev 7 page 55/79 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |