TLV8541DBVR datasheet(21/42 Pages) TI2

21 / 42 page

OUTA

-INA

+INA

V+

+INB

-INB

OUTB

OUTD

-IND

+IND

V-

+INC

-INC

OUTC

VOUTA

GND

VIN

Place components close to

device and to each other to

reduce parasitic error

Run the input traces as

far away from the supply

lines as possible

GND

V+

Place low-ESR ceramic

bypass capacitor close to

device

GND

TLV8544, TLV8542, TLV8541

www.ti.com

SNOSD29E – DECEMBER 2016 – REVISED APRIL 2018

Product Folder Links: TLV8544 TLV8542 TLV8541

Submit Documentation Feedback

11 Layout

11.1 Layout Guidelines

•

The V+ pin must be bypassed to ground with a low ESR capacitor.

•

The optimum placement is closest to the V+ and ground pins.

•

Take care to minimize the loop area formed by the bypass capacitor connection between V+ and ground.

•

Connect the ground pin to the PCB ground plane at the pin of the device.

•

Place the feedback components as close as possible to the device to minimize stray impedance.

11.2 Layout Example

Figure 38. Layout Example of a Typical Dual Channel Package (Top View)

TLV8541DBVR Datasheet(PDF) 21 Page - Texas Instruments

TLV8541DBVR Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL