TPS54821 datasheet(3/42 Pages) TI2

3 / 42 page

13 BOOT

12 PH

11 PH

10 EN

9 SS/TR

GND 2

GND 3

PVIN 4

PVIN 5

VIN 6

RT/CLK

PWRGD

VSENSE

COMP

(15)

Exposed

Thermal Pad

TPS54821

www.ti.com

SLVSB14B – OCTOBER 2011 – REVISED FEBRUARY 2016

Product Folder Links: TPS54821

Submit Documentation Feedback

5 Pin Configuration and Functions

RHL Package

14 Pins

(Top View)

Pin Functions

I/O

DESCRIPTION

NAME

NO.

RT/CLK

Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the

switching frequency of the device; In CLK mode, the device synchronizes to an external clock.

GND

2, 3

Return for control circuitry and low-side power MOSFET.

PVIN

4, 5

Power input. Supplies the power switches of the power converter.

VIN

Supplies the control circuitry of the power converter.

VSENSE

Inverting input of the gm error amplifier.

COMP

Error amplifier output, and input to the output switch current comparator. Connect frequency

compensation to this pin.

SS/TR

Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference

rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and

sequencing.

Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.

11, 12

The switch node.

BOOT

A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive

voltage for the high-side MOSFET.

PWRGD

Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, over-

voltage, EN shutdown or during slow start.

Exposed Thermal

PAD

Thermal pad of the package and signal ground and it must be soldered down for proper operation.

TPS54821 Datasheet(PDF) 3 Page - Texas Instruments

TPS54821 Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL