| Electronic Components Datasheet Search |
|
PIC16F15213 Datasheet(PDF) 43 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F15213 Datasheet(HTML) 43 Page - Microchip Technology |
|
43 / 408 page ![]() Figure 9-8. Memory Map - Bank 62 1F00h 1F0Bh Core Registers 1F0Ch — 1F40h — 1F0Dh — 1F41h — 1F0Eh — 1F42h — 1F0Fh — 1F43h ANSELB (1) 1F10h RA0PPS 1F44h WPUB (1) 1F11h RA1PPS 1F45h ODCONB (1) 1F12h RA2PPS 1F46h SLRCONB (1) 1F13h — 1F47h INLVLB (1) 1F14h RA4PPS 1F48h IOCBP (1) 1F15h RA5PPS 1F49h IOCBN (1) 1F16h 1F4Ah IOCBF (1) - 1F4Bh — 1F1Bh 1F4Ch — 1F1Ch RB4PPS (1) 1F4Dh — 1F1Dh RB5PPS (1) 1F4Eh ANSELC 1F1Eh RB6PPS (1) 1F4Fh WPUC 1F1Fh RB7PPS (1) 1F50h ODCONC 1F20h RC0PPS 1F51h SLRCONC 1F21h RC1PPS 1F52h INLVLC 1F22h RC2PPS 1F53h IOCCP 1F23h RC3PPS 1F54h IOCCN 1F24h RC4PPS 1F55h IOCCF 1F25h RC5PPS 1F56h 1F26h RC6PPS (1) - 1F27h RC7PPS (1) 1F6Fh 1F28h 1F70h - - 1F37h 1F7Fh 1F38h ANSELA 1F39h WPUA 1F3Ah ODCONA 1F3Bh SLRCONA 1F3Ch INLVLA 1F3Dh IOCAP 1F3Eh IOCAN 1F3Fh IOCAF Note: 1. Available on 20-pin devices only. BANK 62 Legend: Unimplemented data memory locations, read as '0' Reserved Reserved Reserved Common RAM (Accesses 70h- 7Fh) 9.3 STATUS Register The STATUS register contains: • the arithmetic status of the ALU • the Reset status The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then writes to these three bits are disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear bits [4:3] and [1:0], and set the Z bit. This leaves the STATUS register as ‘000u u1uu’ (where u = unchanged). It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, refer to the “Instruction Set Summary” chapter. Important: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction. PIC16F15225/45 Memory Organization © 2020 Microchip Technology Inc. Preliminary Datasheet DS20006389B-page 43 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |