DIA1413/1414

Version 1.0, Sep 2024

www.dioo.com

© 2024 DIOO MICROCIRCUITS CO., LTD.

22

1

DAVG_DIS

0

(default)

The dynamic averaging feature is enabled. All temperature channels will be converted with

an averaging factor that is based on the conversion rate.

1

The dynamic averaging feature is disabled.

0

APDD

0

(default)

Anti-parallel mode is enabled. Two external NPNs can be measured between the DP2 and

DN2 pins.

1

Anti-parallel mode is disabled. Only one external NPN can be measured between the DP2

and DN2 pins.

12.4. Conversion rate register

The conversion rate register determines the updating frequency of the channels’ temperature measurement.

This register is accessible at either address.

Addr.

Type

Register

B7

B6

B5

B4

B3

B2

B1

B0

Default

04h

R/W

Conversion rate

Reserved

CONV [3:0]

06h

(4/sec)

0Ah

Note: R = Read. W = Write.

Bit

Name

Description

7:4

Reserved

Do not use.

3:0

CONV

[3:0]

Conversion rate: CONV [3:0]

Conversions

/ second

Hex

3

2

1

0

4h

0

1

0

0

1

5h

0

1

0

1

2

6h

0

1

1

0

4 (default)

7h

0

1

1

1

8

8h

1

0

0

0

16

0h - 3h and

9h - Fh

All others

Not allowed

12.5. Limit register

The device contains both High Limit and Low Limits for all temperature channels. If the measured temperature

exceeds the High Limit, then the corresponding status bit will be set and the

_____

ALERT pin is asserted. Likewise, if

the measured temperature is less than the Low Limit, the corresponding status bit will be set and the

_____

ALERT

pin is asserted.

Note that the data format for the limits must match the selected data format for the temperature. If the extended

temperature range is used, the limits must be programmed in the extended data format.

The limit registers with multiple addresses are accessible at either address.

When the device is in the standby mode, updating the limit registers will have no effect until the new temperature

measurement results updating. Writing to the one shot register or clearing the RUN/STOP bit will both initiate a