Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DIO8833FD16 Datasheet(PDF) 24 Page - DIOO MICROCIRCUITS CO., LTD

Part # DIO8833FD16
Description  1.5 A Thermoelectric Cooler (TEC) Controller
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIOO [DIOO MICROCIRCUITS CO., LTD]
Direct Link  https://www.dioo.com/#/
Logo DIOO - DIOO MICROCIRCUITS CO., LTD

DIO8833FD16 Datasheet(HTML) 24 Page - DIOO MICROCIRCUITS CO., LTD

Back Button DIO8833FD16 Datasheet HTML 20Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 21Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 22Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 23Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 24Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 25Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 26Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 27Page - DIOO MICROCIRCUITS CO., LTD DIO8833FD16 Datasheet HTML 28Page - DIOO MICROCIRCUITS CO., LTD Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 39 page
background image
DIO8833
Version 1.0, Nov 2025
www.dioo.com
© 2025 Dioo Microcircuits Co., Ltd. Jiangsu
20
Status [D4] bit shows ILIM status. It is latched to 1 if the ILIM status is triggered. The latch can be removed
by the REFRESH bit in REG00.
Status [D3] bit shows the real-time operation status for power stage. It is set to 1 when the power stage is
operating normal. It will be latched to 0 in the following cases:
Hiccup mode (pre-soft-start completion)
Disabled states (EN/SD/I2C_ON = low)
Thermal shutdown
Initial startup sequence
Status [D1] bit shows overtemperature (OT) status. It is latched to 1 if the OT fault is triggered. The latch
can be removed by the REFRESH bit in REG00. DIO8833 shuts down once OT fault occur.
Status [D0] bit shows overtemperature-warning (OTW) status. It is latched to 1 if the OTW is triggered. The
latch can be removed by the REFRESH bit in REG00.
As mentioned above, certain status bits remain latched high upon detection of their corresponding events.
To clear these latched bits, write 1 to the REFRESH bit (Reg00[D1]). This triggers a one-time refresh of all
latched status bits in the status register. The REFRESH bit automatically returns to 0 after the operation
completes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com