Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RX72N Datasheet(PDF) 140 Page - Renesas Technology Corp

Part # RX72N
Description  Renesas MCUs
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX72N Datasheet(HTML) 140 Page - Renesas Technology Corp

Back Button RX72N Datasheet HTML 136Page - Renesas Technology Corp RX72N Datasheet HTML 137Page - Renesas Technology Corp RX72N Datasheet HTML 138Page - Renesas Technology Corp RX72N Datasheet HTML 139Page - Renesas Technology Corp RX72N Datasheet HTML 140Page - Renesas Technology Corp RX72N Datasheet HTML 141Page - Renesas Technology Corp RX72N Datasheet HTML 142Page - Renesas Technology Corp RX72N Datasheet HTML 143Page - Renesas Technology Corp RX72N Datasheet HTML 144Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 179 page
background image
R01DS0343EJ0120 Rev.1.20
Page 140 of 179
Nov 15, 2023
RX72N Group
2. Electrical Characteristics
2.4.7.13
SSIE
n = 0, 1
Note 1. The SSIE has a single path for transmission in slave mode. To generate the data for transmission, the signals input through the
SSILRCKn pin through the abovementioned path are used. After that, the data for transmission proceed to be used as the
logical outputs to the SSITXD0 or SSIDATA1 pin.
Figure 2.73
Clock Input Timing
Figure 2.74
SSIE Clock Input/Output Timing
Table 2.42
Expansion Serial Sound Interface Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the drive capacity control register.
Item
Symbol
Min.
Max.
Unit
Test
Conditions
AUDIO_CLK
Cycle
tEXcyc
20
—
ns
Figure 2.73
High/low level
tEXL/tEXH
0.4
0.6
tEXcyc
SSIBCKn
Cycle
Master
tO
80
—
ns
Figure 2.74
Slave
tI
80
—
ns
Output clock high level
Master
tHC
0.35
—
tO
Output clock low level
tLC
0.35
—
tO
Input clock high level
Slave
tHC
0.35
—
tI
Input clock low level
tLC
0.35
—
tI
Output clock rise time
Master
tRC
—0.15
tO
Output clock fall time
tFC
—0.15
tO
Input clock rise time
Slave
tRC
—0.15
tI
Input clock fall time
tFC
—0.15
tI
SSILRCKn,SSITXD0,
SSIRXD0, SSIDATA1
Input setup time
Master
tSR
12
—
ns
Figure 2.75,
Figure 2.76
Slave
12
—
ns
Input hold time
Master
tHR
8—
ns
Slave
15
—
ns
Output delay time
Master
tDTR
–10
5
ns
Slave
0
20
ns
Output delay time from when an
SSILRCK0 signal is changed*1
Slave
tDTRW
—
20
ns
Figure 2.77
AUDIO_CLK
(input)
tEXH
tEXf
tEXL
1/2 VCC
tEXcyc
tEXr
SSIBCKn
tHC
tLC
tRC
tI, tO
tFC
(n = 0, 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com