RZSLASHG2L datasheet(36/74 Pages) RENESAS

36 / 74 page

RZ/G2L Group, RZ/G2LC Group

3. Electrical Characteristics

R01DS0484EJ0110

Rev.1.10

Page 36 of 74

May 30, 2025

3.5.5

LCDC Access Timing

Table 3.28

LCDC AC Access Timing

Item

Symbol

Min.

Max.

Unit

Figures

DCLK period

tLcyc

11.5

172.33

Figure 3.12

DCLK low pulse width

tLOL

tLcyc/2

− 1.06

tLcyc/2 + 1.06

DCLK high pulse width

tLOH

tLcyc/2

− 1.06

tLcyc/2 + 1.06

DCLK rise time

tLOR

—

DCLK fall time

tLOF

—

Data output dealy

tDD

−1.5

1.5

Note:

AC access timing condition: SR = 1 (fast) / Drive capacity setting 12 mA / Load capacity 30 pF.

DISP_CLK

DISP_VSYNC

DISP_HSYNC

DISP_DE

DISP_DATA[23:0]

DISP_VSYNC

DISP_HSYNC

DISP_DE

DISP_DATA[23:0]

Case-1)

Case-2)

70%

30%

70%

30%

70%

30%

tLcyc

tLOH

tLOL

tDD

tLOF

tLOR

Note:

Case-1) DISP_CLK forward rotation output mode

When DPI_CLKMD bit in DU_DITR0 register is 0.

Case-2) DISP_CLK inverted output mode

When DPI_CLKMD bit in DU_DITR0 register is 1.

Figure 3.12

LCDC AC Access Timing

RZ/G2L Datasheet(PDF) 36 Page - Renesas Technology Corp

RZ/G2L Datasheet(HTML) 36 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL