ST10R172L datasheet(43/68 Pages) STMICROELECTRONICS

43 / 68 page

43/68

ST10R172L - ELECTRICAL CHARACTERISTICS

15.3.3 Multiplexed Bus

VDD = 3.3 V ± 0.3 V

VSS = 0 V

TA = -40°C to +85 °C

CL = 50 pF

ALE cycle time = 6 TCL + 2

tA + tC + tF (60 ns at 50-MHz CPU clock without waitstates)

Parameter

Symbol

Max. CPU Clock

= 50 MHz

Variable CPU Clock

1/2TCL = 1 to 50 MHz

min.

max.

min.

max.

ALE high time

7 +

–

TCL - 3 +

–ns

Address (P1, P4), BHE

setup to ALE

3 +

–

TCL - 7 +

–ns

Address (P0) setup to ALE

t6m

5 +

–

TCL - 5 +

–ns

Address hold after ALE

5 +

–

TCL - 5 +

–ns

ALE falling edge to RD,

WR (with RW-delay)

5 +

–

TCL - 5 +

–ns

ALE falling edge to RD,

WR (no RW-delay)

-5 +

–

-5 +

–ns

Address float after RD,

(with RW-delay)1)

t10

–

Address float after RD,

(no RW-delay)1

t11

–

151

–

TCL + 51

RD, WR low time

(with RW-delay)

t12

13 +

–

2TCL - 7+

–ns

RD, WR low time

(no RW-delay)

t13

23 +

–

3TCL - 7 +

–ns

RD to valid data in

(with RW-delay)

t14

–

5 +

–

2TCL - 15

RD to valid data in

(no RW-delay)

t15

–

15 +

–

3TCL - 15

ALE low to valid data in

t16

–

tA + tC

–

3TCL - 15

tA + tC

Address to valid data in

t17

–

+ 2

tA + tC

–

4TCL - 20

+ 2

tA + tC

Table 14 Multiplexed bus

ST10R172L Datasheet(PDF) 43 Page - STMicroelectronics

ST10R172L Datasheet(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL