AT91SAM7A2-AI datasheet(34/369 Pages) ATMEL

34 / 369 page

PRELIMINARY

AT91SAM7A2

6021A–ATARM–07/04

The following figure shows a write cycle with two wait states.

Figure 22. Write Cycle with Two Wait States

Data Float Wait State

Data float wait states are added to avoid data bus conflict.

After a read access, the data float wait state gives more time for the external memory to

release the data bus.

After a write access the data float wait state gives more time for the EBI to release the

data bus.

The Data Float Output Time (t

DF) for each external memory device is programmed in the

TDF field of the AMC_CSR register for the corresponding chip select. The value (0-7

clock cycles) indicates the number of data float wait states to be inserted.

Data float wait state are asserted in between accesses.

Data float wait state insertion depends strongly on the previous access and the next

access contingent upon whether the state is a write or read cycle (early or standard) and

if it is on the same chip select.

The following table describes the data float wait state applied.

Address Valid

Address

NCS

NOE/NRD

Table 23. Data Float State Applied

Previous Access

Next Access

Number of Data Float Wait State Applied

Early Read Mode

Standard Read Mode

NCSx Read

NCSx Write

nTDF

NTDF

NCSx Write

NCSx Read

NCSx Write

NCSx Read

NCSy Read

Max(1, nTDFx)

NCSx Read

NCSy Write

Max(1, nTDFx)

NCSx Write

NCSy Read

NCSx Write

NCSy Write

AT91SAM7A2-AI Datasheet(PDF) 34 Page - ATMEL Corporation

AT91SAM7A2-AI Datasheet(HTML) 34 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL